





### CMOS med transmisionsporter



2007




### Komplementær pass transistor logikk (CPL)



2007




### LEAP



2007




### DPL og EEPL



2007



### PPL, SRPL og DCVSPG




2007




### Differensielle kretser

Differensiell split-level:




2007

Kaskode nonthreshold logic:






Nonthreshold logic:



2007


Sense-amplifier kretser

Dual rail domino logikk:




2007

### Sample set differensiell logikk




2007

Sample:




Set:




2007

### Enable/disable differensiell logikk




2007



2007



### BiCMOS




2007

### Oppgave A

Tegn sjematikk for en 4:1 multiplexer med innganger D0, D1, D2 og D3, og to selekt signaler S0 og S1, i følgende logikkstiler:

1. CPL.
2. LEAP.
3. DPL.
4. EEPL.
5. PPL.
6. SRPL.
7. DCVSPG.
8. Statisk CMOS


CPL



2007




### CPL




2007



### LEAP




2007




2007

19/30




2007

20/30




PPL

2007



SRPL


2007



2007



**Statisk CMOS**



2007



## Oppgave B


Tegn skjematikk for en 3inngangs NAND port i følgende logikkstiler:

1. SSDL.
2. ECDL.
3. LCDL.
4. DCSL.
5. BiCMOS.

2007




## SSDL




2007





2007



2007