INF3430/4430: EDK

- Forelesningen gir en innføring i bruk av EDK for å konstruere et Systemon-Chip (SoC).
- · Oppsett av hardware til et System-On-Chip-design
- · Legge til egen IP-kjerne
- · Software-design
- · Debugging og simulering
- Relatert til tidligere års laboppgave 4
- Forelesningsnotatene er for det meste satt sammen av materiale fra Xilinx University Program (<u>http://www.xilinx.com/univ/</u>)



Hva er System-on-Chip?



Integrering av mange (tidligere separate) komponenter på en brikke



Fordeler ved SoC

- Sparer plass perfekt for mobile og "innbakte" (embedded) systemer
 - Embedded: spesialisert datamaskin innbakt i en enhet (i motsetning til PC)
- Enklere kretskortdesign og montasje
- Man kan plukke komponenter som ferdigtestede IP(intellectual property)kjerner fra leverandører
 - Disse er gjerne i VHDL eller lignende, så de kan ofte skreddersys til eget design
 - Open Source-kjerner: <u>www.opencores.org</u>
 - Kan gi mulighet til økt ytelse pga. tettere kommunikasjon mellom komponenter





Xilinx, Inc. All Rights Reserved

Embedded Design with EDK

EDK Tools

- EDK = Embedded Development Kit
- XPS = Xilinx Platform Studio
- · PlatGen = Platform Generator
 - Uses an MHS file to create an implementation netlist of a bus-based subsystem
- · LibGen = Library Generator
 - Uses the MHS and MSS files, software libraries, and source files to generate an executable image
- SimGen = Simulation Generator
 - Uses the MHS file to generate a simulation environment including simulation models, HDL wrappers, simulation scripts, etc.
 - XMD = Xilinx Microprocessor Debugger
 - Provides communication between the GDB and the processor
 - CreateIP = Create/Import Peripheral Wizard
 - Helps you create your own peripherals and import them into EDK compliant repositories or Xilinx Platform Studio (XPS) projects

Tear this page out for reference during the course



EDK Files

- MHS = Microprocessor Hardware Specification
- MSS = Microprocessor Software Specification
- MPD = Microprocessor Peripheral Description
- PAO = Peripheral Analyze Order
- BBD = Black-Box Definition
- MDD = Microprocessor Driver Description
- BMM = BRAM Memory Map

Tear this page out for reference during the course



MicroBlaze Processor-Based Embedded Design



This is a v7.1 architecture. Versions 6.0 or earlier do not support PLB bus off the processor. Instead they have OPB bus

XILIN

Embedded Development Tool Flow Overview



EDK

- The Embedded Development Kit (EDK) consists of the following:
 - Xilinx Platform Studio XPS
 - Base System Builder BSB
 - Create and Import Peripheral Wizard
 - Hardware generation tool PlatGen
 - Library generation tool LibGen
 - Simulation generation tool SimGen
 - GNU software development tools
 - System verification tool XMD
 - Virtual Platform generation tool VPgen
 - Software Development Kit (Eclipse)
 - Processor IP
 - Drivers for IP
 - Documentation
- Use the GUI or the shell command tool to run EDK



Xilinx Platform Studio (XPS)

| 4 5 6 7 | | | | | | | | |
|---|--|--------------------|------------|---------------|----------------|-----------------|-------------------|-------------|
| | Assembly View1] | | | | | | | |
| The File Edit View Project Hardware Software Device Configuration | Debug Simulation Windo | w Help | | | | | | - I 문 I X I |
| | o 🔄 🥅 D II Pro D | | | I BRAN 🚓 II 🔽 | a se II 🕞 II | | | |
| | ₩₩₩ ₩ ₩ ₩ ₩ ₩ | %] ∑ [¤G | 🚔 🗳 🎆 | | | <u>~</u>]] & & | | 1.45 |
| | -Filters | | | | | | | |
| IP Catalog Project Applications | Bus Interface Por | ts 🔿 Addresses | | | | | <u> ⊽</u> ¶⊽ | • • |
| | Name | Bus Connection | Mastership | Bus Standard | IP Type | IP Version | IP Classification | De |
| Name 🛆 Version Descripti 🔺 🚺 📩 📥 | | 1 | | | microblaze | 4.00.a | PROCESSOR | · 11 |
| 🗄 Analog | _ Ģ- ∽mb_opb | | | | opb_v20 | 1.10.c | BUS_ARBITER OP | в |
| 🗄 - Bus | 🗕 🖨 🧼 ilmb | | | | lmb_v10 | 1.00.a | BUS LMB | |
| 🖶 Bus Bridge | 😑 🗢 dimb | | | | lmb_v10 | 1.00.a | BUS LMB | |
| 🖨 - Communication Hig | 🚊 🥯 debug_module | | | | opb_mdm | 2.00.a | PERIPHERAL | |
| mii_to_rmii 1.00.b Ethernet I | MFSL0 | No Connection | MASTER | FSL | | | | |
| - Opp ethernet 1.02 a OPB 10/ | SFSL0 | No Connection | SLAVE | FSL | | | | |
| and ethern 1.01 b OPB 10/ | SOPB | mb_opb | SLAVE | OPB | | | | |
| | 🖻 🗢 dimb_ontir | | | | Imb_bram_if_ci | htlr 1.00.b | PERIPHERAL | |
| | BRAM_PORT | dlmb_port | INITIATOR | XIL_BRAM | | | | |
| | SLMB | dimb | SLAVE | LMB | | | | |
| | 🖻 🗢 ilmb entlr | | | | Imb bram if c | htlr 1.00.b | PERIPHERAL | |
| Emeral Durance IO | BRAM PORT | ilmb port | INITIATOR | XIL BRAM | | | | |
| Enternal Purpose ID | SLMB | ilmb | SLAVE | LMB | | | | |
| | E- ●BS232 | | | | onb uartlite | 1.00 h | PERIPHERAL | |
| | SOPB | mb opb | SLAVE | OPB | | | | |
| Hemory Block | | mo_opo | 04.112 | 0.0 | oph apio | 3.01.5 | PERIPHERAL | |
| Hemory Controller | E SIED 7Segment | | | | opb_gpio | 3.01.5 | PERIPHERAL | - |
| ···Imb_bram_if_c 1.00.b LMB BRA | LED_/Jeginent | | | | opo_gpio | 0.01.0 | | |
| ····mch_opb_sdram 1.00.a OPB Mult | ļ. ·] | | | | | | | |
| ··· opb_bram_if_c 1.00.a OPB BRA | a second and the second second | | 0.5 | | | | | |
| | 📓 Master/Slave 🕍 Lari | get 🖌 Iniciator | O Conn | ected 🔾 Unco | onnected | | | |
| Platform Studi | System Assembly BLO | CK DIAGRAM | | | | | | |
| X (Console Log) | | | | | | | | |
| At Logal data and time, Med Oct 10 11:00:0 | 2 2005 | | | | | | | |
| wheeh a a Wad (avadative (a (Gaveenabet (| /war/bir/walta f | anatan walta | | | | | | |
| xbash -q -c ~cu /cygurive/c/screenshot/; | /ust/bin/make -1 | system.make | neclist | exit;" s | arceu | | | _ |
| | | | | | | | | |
| Output Warnings Errors | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | V10000 |
| 6 6 | | | | <u> </u> | | | | X10309 |
| | | | 9 | 9 | | | | |

XPS Functions

•

Project management

- MHS or MSS file
- XMP file

•

•

Software application management

Platform management

- Tool flow settings
- Software platform settings
- Tool invocation
- Debug and simulation



🔰 XILIN

XPS Platform Management

Platform management tasks of XPS include:

- Hardware Generation (PlatGen)
- Library and device driver configuration (LibGen)
- Simulation model generation (SimGen)
- Implementation (Xflow or ISE[™])
- Compilation (GNU Compiler)
- Bitstream initialization (Data2MEM)
- For changing the system specification and software settings, XPS supports the following features and processes:
 - Add cores, edit core parameters, and make bus and port connections through System Assembly view
 - Generate and modify MSS file through Software Platform Settings
 - Tool Flow Settings
 - Tool Invocation



•

Modifying the Hardware

Add cores, edit core parameters, and make bus and port connections through System Assembly view

- 1 Select IP Catalog tab to add peripherals
 - Select a core and drop it in the system view or doubleclick on it to add
- In the System View select an instance, right click, and then select Delete Instance
- Change settings using appropriate filters and select an instance
 - · Base and end addresses
 - · Parameters
 - Ports





Adding IP to Design

- 1 To add hardware in a new, empty project or to an existing project, select IP Catalog tab in XPS
 - 2 Expand group(s) of IP in the left window
- 3 Select an IP and drag it to the System Assembly View window or double-click on the selected IP to be included into the system MHS file





Making Bus Connections

MicroBlaze communicates with external peripheral devices using busses



2

3

- Select Bus Interfaces tab
- Expand Peripherals in System View
- Click under Bus Connection column, and select a bus instance to which it needs to connect





Assigning Addresses

MicroBlaze communicates with external devices through registers or memories at specific address ranges





Software Application Management

- XPS supports test application creation and linker script management through BSB
- · XPS lets you specify multiple application projects in the **Applications** tab
- XPS has an integrated editor for viewing and editing the C source and header files of the user program
- The source code is grouped for each processor instance. You can add or delete the list of source code files for each processor
- All of the source code files for a processor are compiled by using the compiler specified for that processor
- · XPS tracks changes to C/C++ source files and recompiles when necessary
- Can launch the Platform Studio Software Development Kit (SDK)



Editing Software Settings

- Sets all of the software platform-related <u>Software Device Configuration Debug</u> 5 options in the design
- Has multiple forms selection:
 - Software Platform
 - · CPU Driver
 - OS and OS Version selection
 - Libraries selection
 - · Set core clock frequencies
 - OS and Libraries
 - · Identify stdin and stdout devices
 - · Configure OS and selected libraries
 - Drivers
 - · Select drivers and versions
 - · Core clock frequency
 - Interrupt Handlers
 - Enter interrupt handler function names







Buses 101

- A bus is a multi-wire path on which related information is delivered
 - Address, data, and control buses
- Processor and peripherals communicate through buses
- Peripherals may be classified as
 - Arbiter, master, slave, or master/slave



•

•

MicroBlaze Bus Example

The MicroBlaze processor core is organized as a Harvard architecture



MicroBlaze Processor

Scalable 32-bit Core

- Single-Issue pipeline
 - Supports either 3-stage (resource focused) or 5-stage pipeline (performance focused)
- Configurable Instruction and Data Caches
 - Direct mapped (1-way associative)
- Optional Memory Mgt or Memory Protection Unit
 - Required for Linux OS (Linux 2.6 is currently supported)
- Floating-point unit (FPU)
 - Based upon IEEE 754 format
- Barrel Shifter
- Hardware multiplier
 - 32x32 multiplication to generate a 64-bit result
- Hardware Divider
- Fast Simplex Link FIFO Channels for Easy, Direct Access to Fabric and Hardware Acceleration
- Hardware Debug and Trace Module



EDK: ISE



EDK: Xflow



Xflow

.

Required XPS Directory Structure

- project_directory
- code directory
- data directory
- etc directory



- synthesis
- TestApp [optional]

- code directory
 - <application>.c
- data directory
 - <system>.ucf
- etc directory
 - .opt
 - bitgen.ut
 - download.cmd
 - fast_runtime.opt
 - BSDL files
- pcores directory
 - User IP
 - Customized BRAM controllers





Xilinx, Inc. All Rights Reserved

Adding Your Own IP to the PLB / OPB Bus

Overview

- Peripherals are connected to the microprocessor by using the data and address buses
- · Xilinx has implemented the IBM CoreConnect bus architecture
- Processor Local Bus (PLB) version 4.6 of the CoreConnect bus architecture is designed for easy connection of on-chip peripheral devices
 - Any custom peripheral that connects to the PLB bus must do the following:
 - Meet the principles of the PLB protocol
 - Meet the requirements of the Platform Generator
 - This allows you to take advantage of the simple automated flow that generates system-level architecture



For Academic Use Only

Features

MicroBlaze[™] embedded system (here using OPB)



IP Cores Example free EDK included cores

| | MicroBlaze | MicroBlaze <i>PowerPC</i> ™ | <i>PowerPC</i> ™ |
|----------------------|------------|---|---|
| Bus | fsl, Imb | opb | dcr, ocm, plb, fcb |
| Bus Bridge | | opb2opb, opb2dcr, opb2plb | fcb2fsl, plb2opb |
| Communication | | opb_spi | hard_temac, plb_temac |
| Debug | | icon, iba, ila, vio, mdm | lba, jtagppc_cntlr |
| GPIO | | opb_gpio | plb_gpio |
| Interrupt Controller | | opb_intc | dcr_intc |
| Memory Controller | | mch_opb_ddr, mch_opb_sdram, opb_bram, opb_ddr, opb_emc, opb_sdram, opb_sysace | dsbram, isbram, pb_ddr, plb_emc, plb_sdram |
| Timer | | fit_timer, opb_timer, opb_timebase_wdt | |
| Utility | | bus_split, flipflop, reduced_logic, vector_logic | |
| | | | E XILIN |

IP Cores Example evaluation cores

- OPB UART-16550
- OPB HDLC
- OPB IIC
- OPB Ethernet 10/100 MAC and Ethernet-Lite 10/100 MAC
- OPB ATM Master Utopia Level 2
- OPB ATM Slave Utopia Level 2

- OPB PCI 32 Bridge
- OPB ATM Master Utopia Level 3
- OPB ATM Slave Utopia Level 3
- PLB ATM Master Utopia Level 2
- PLB ATM Slave Utopia Level 2
- PLB Ethernet
- PLB RapidIO



Create/Import Peripheral Wizard

- The wizard helps you create your own peripheral and then import it into your design
- The wizard will generate the necessary core description files into the user selected directory
- You can start the wizard after creating a new project or opening an existing project in XPS
- The user peripheral can be imported directly through the wizard by skipping the creation option
 - Ensure that the peripheral complies with Xilinx implementation of the IBM CoreConnect[™] Bus Standard



•

•

MPD File

| ## MPD file created automatically for design OPB_SEMAPHOF | RE |
|---|---|
| | Parameters override generics in VHDL |
| BEGIN opb_pwm, IPTYPE=PERIPHERAL | entity OPB_PWM is |
| ## Parameter list for the generics | generic (C_OPB_AWIDTH : integer := 32; C_OPB_DWIDTH : integer := 32; C_BASEADDR : std_logic_vector(0 to 31) := X"FFFFA000"; C_HIGHADDR : std_logic_vector := X"FFFFA0FF"; C_NO_CHANNELS : integer range 0 to 15 := 4; C_MAX_RESOLUTION : integer range 4 to 32 := 16 |
| PARAMETER C_OPB_AWIDTH = 32, DT = integer |); |
| PARAMETER C_OPB_DWIDTH = 32, DT = integer | |
| PARAMETER C_BASEADDR = 0xFFFF8000, DT = std_logic_v | vector |

PA PA PA PARAMETER C_HIGHADDR = 0xFFFF80FF, DT = std_logic_vector PARAMETER C_NO_CHANNELS = 4, DT = integer PARAMETER C_MAX_RESOLUTION = 16, DT = integer

OPTION SIM_MODELS = BEHAVIORAL : STRUCTURAL

BUS_INTERFACE BUS=SOPB, BUS_STD=OPB, BUS_TYPE=SLAVE



MPD File



PAO File





4 Xilinx, Inc. All Rights Reserved

Software Development



Embedded Development



A cross-compiler is run on the host



Embedded Development

Different set of problems

- Unique hardware for every design
- Reliability

•

- Real-time response requirement (sometimes)
 - · RTOS versus OS
- Code compactness
- High-level languages and assembly



For Academic Use Only

Software Design Environment

- The Library Generator (LibGen) utility generates the necessary libraries and drivers for the embedded processors
- LibGen takes an MSS (Microprocessor Software Specification) file created by the user as input. The MSS file defines the drivers associated with peripherals, standard input/output devices, interrupt handler routines, and other related software features
- The MSS file is generated by XPS by using the software settings specified



For Academic Use Only

•

LibGen

•

•

LibGen Generated Directories



project_directory



Processor instance directory

- code directory
- include directory



- lib directory
- libsrc directory

Note: The number of processor instance directories generated is related to the number of processor instances present in the system

code directory

- A repository for EDK executables
- include directory
 - C header files that are required by drivers
 - xparameters.h
 - Defines base and high addresses of the peripherals in the system
 - Defines the peripheral IDs required by the drivers and user programs
 - · Defines the function prototypes



LibGen

LibGen Generated Directories



project_directory



- processor instance directory
- code directory
- include directory



- lib directory
- libsrc directory

Note: The processor instance directories content is overwritten every time LibGen is run

lib directory

- libc.a, libm.a and libxil.a libraries
 - The libxil library contains driver functions that the particular processor can access

libsrc directory

- Intermediate files and makefiles that compile the libraries and drivers
- Peripheral-specific driver files that are copied from the EDK and user driver directories



GNU Tools: GCC

- GCC translates C source code into assembly language
- GCC also functions as the user interface
 to the GNU assembler and to the GNU linker,
 calling the assembler and the linker with
 the appropriate parameters
 Supported cross-compilers:
 - PowerPC[™] processor compiler
 - GNU GCC (powerpc-eabi-gcc)
 - · Wind River Diab[™] compiler (dcc)
 - MicroBlaze[™] processor compiler
 - GNU GCC (mb-gcc)
 - Command line only; uses the settings set through the GUI



Hardware IP Device Drivers

Driver

- Provides an interface for the software to communicate with the hardware
- Designed to be portable across processor architectures and operating systems
- Delivery format
 - Delivered as source code, allowing it to be built and optimized
 - Minimized assembly language
 - C programming language



Address Management

Embedded processor design requires you to manage the following:

- Address map for the peripherals
- Location of the application code in the memory space
 - · BRAM
 - External memory

Memory requirements for your programs are based on the following:

- The amount of memory required for storing the instructions
- The amount of memory required for storing the data associated with the program



•

MicroBlaze Processor



MicroBlaze



Linker Script

Linker script

•

•

•

- Controls the linking process
- Maps the code and data to a specified memory space
- Sets the entry point to the executable
- Reserves space for the stack
- Required if the design contains a discontinuous memory space
- GNU GCC linker scripts will not work for the WindRiver Diab™ compiler



For Academic Use Only

Software Development Environment: XPS

- Allows for simple managemen of smaller SW projects
- · Source file listing
- Text editor (simple)
- Integrated flow

| 🕂 🗇 Xilinx Platform Studio - C:/XUP/Marl | kets/Emb | edded/Workshops/courses/v92Embedded/sp3ekit 🔳 🗖 🗙 |
|---|--|--|
| Eile Edit View Project Hardware Softwar | e Device (| Configuration Debug Simulation Window Help |
| 🗋 🖻 🖥 🍓 🖥 🖬 📑 🕫 🍘 🛛 | % 🕯 | 🕅 🖻 🗗 📴 🔽 🛤 🔡 🍀 🜌 🗠 📥 🐚 🏫 |
| ● X X ● X 🖸 🕺 💥 📓 🛯 🗱 🗱 | 5 8 1 | 0 🗗 😽 🖲 🖻 📋 🖺 🖻 🎽 🔺 🏞 🎘 🖑 💥 |
| Project Information Area Project Applications Software Projects Add Software Appl ect Default: microblaze_0_xmdstub Project: TestApp_Memory Project: TestApp_Peripheral Processor: microblaze_0 Executable: C:WUP\Markets\Embedded\Works C:WUP\Markets\Embedded\Works Heades Heades | 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 | <pre>// Located in: microblaze_0/include/xparameter: #include "xparameters.h" #include "stdio.h" #include "uartlite_header.h" //</pre> |
| | 49 < | #11 XPAR_MICROBLAZE_U_USE_ICACHE |
| | System A: | ssembly View Block Diagram 🖹 TestApp_Peripheral.c |
| Output Warning Error | | |
| Done | | CAPS NUM SCRL Ln 1 Col 1 C 🌍 🧠 |



Software Development Environment: SDK

- · Java-based application development environment
- Based on the open-source effort by the Eclipse Consortium
- Feature-rich C/C++ code editor and compilation environment
- · Project management
- Application build configuration and automatic Makefile generation
- Error Navigation
- Well-integrated environment for seamless debugging of embedded targets
- Source code version control





2004 Xilinx, Inc. All Rights Reserved

Debugging



Introduction

- Debugging is an integral part of embedded systems development
- The debugging process is defined as testing, stabilizing, localizing, and correcting errors
- Two methods of debugging
 - Hardware debugging
 - · via a logic probe or logic analyzer such as Chipscope
 - · Via a simulator such as Modelsim or NCSim
 - Software debugging
 - On target via xmd using jtagppc, MDM, xmdstub, or directly to PPC. Optionally use GDB.
 - · Software simulation using xmd and optionally GDB
 - · Virtual Platform
 - · Third Party Debugger



For Academic Use Only

Simultaneous HW/SW Debug



GDB Functionality

GDB is a source-level debugger that helps you debug your program:

- Start your program
- Set breakpoints (make your program stop on specified conditions)
- Examine what has happened, when your program encounters breakpoints
 - · Registers
 - · Memory
 - · Stack
 - · Variables
 - · Expressions
- Change things in your program, so you can experiment with correcting the effects of one bug and go on to learn about another
- You can use GDB to debug programs written in C and C++



GDB Functionality

- Breakpoints can be enabled or disabled
- To change any memory value, simply double-click in a memory field

| 👹 Memory | | | | | | | I | | |
|-----------------|-------------------|-------------------|-------------------|---------------|----------|--------------|----------------|------|--------------|
| Addresses | | | | | | | | | |
| Address 0xffff9 | 660 | | | | | | | | |
| | 0 | 4 | 8 | C | | ASCII | | | |
| 0xffff96b0 | 0x0000000 | 0x00200000 | 0x00010000 | 0x0010000 | 9. | | | | |
| 0xffff96c0 | 0x00020000 | 0x00010000 | 0x0000000 | 0x0000000 | 9 . | | | | |
| 0xffff96d0 | 0x 002 02 02 0 | 0x20202020 | 0x20202828 | 0x2828282 | 9 . | ((((| | | |
| 0xffff96e0 | 0x20202020 | 0x20202020 | 0x20202020 | 0x2020202 | 9 | | | | |
| 0xffff96f0 | 0x20881010 | 0x10101010 | 0x10101010 | 0x1010101 | 9 | | | | |
| 0xffff9700 | 0x10040404 | 0x 04 04 04 04 | 0x04040410 | 0x101010 | B | eak noints | | | |
| 0xffff9710 | 0x10104141 | 0x41414141 | 0x01010101 | 0x 01 01 01 📲 | Break | noint Global | | | |
| 0xffff9720 | 0x01010101 | 0x01010101 | 0x01010101 | 0x101010 | Dieav | | F i 1 - | [] | Eventing [A] |
| 0xffff9730 | 0x10104242 | 0x42424242 | 0x 02 02 02 02 02 | 0x 02 02 02 | | Address | F116 | Line | Function |
| 0xffff9740 | 0x 02 02 02 02 02 | 0x 02 02 02 02 02 | 0x 02 02 02 02 02 | 0x101010 | V | 0xffff8030 | system.c | 14 | main |
| 0xffff9750 | 0x20000000 | 0x0000000 | 0x00000000 | 0×000000 | | 0 | custom o | 47 | main |
| 0xffff9760 | 0x00000000 | 0x0000000 | 0x00000000 | 0×000000 | V | 0X11118044 | system.c | 17 | Math |
| 0xffff9770 | 0x00000000 | 0×00000000 | 0x00000000 | 0x000000 | | | | | |
| 0xffff9780 | 0x00000000 | 0×00000000 | 0x00000000 | 0x000000 | | | | | |
| 0xffff9790 | 0x00000000 | 0×00000000 | 0x00000000 | 0x000000 | 9 . | | | | |
| | | | | | | 1. | | | |
| | | | | | | • | 1 | | 2 |

SimGen

- The Simulation Model Generation tool (SimGen) generates and configures various simulation models for the specified hardware
- SimGen will generate simulation models by using a Microprocessor Hardware Specification (MHS) file
 - SimGen searches for input files in the following directories located in the project directory
 - <project_directory>/hdl/
 - system_name.[vhd|v]
 - peripheral_wrapper.[vhd|v]
 - <project_directory>/implementation/ (if any of the peripherals are black-box)
 - · peripheral_wrapper.ngc
 - system_name.ngc
 - system_name.ncd



•

SimGen Pcores and Simulation Libraries

SimGen will read user IP from pcores

- <project_directory>/pcores/
- <Peripheral Repository Directory>/<Library Name>/pcores
- HDL or Netlist will be used from pcore
- If the .MPD file does not exist in pcore, SimGen will check for MPD and PAO in the EDK installation
- Precompiled Simulation Libraries:
 - IP in EDK install will use precompiled simulation libraries
 - Project pcores will not use the precompiled simulation libraries
 - Peripheral Repository Directory is determined based on setting when compiling simulation libraries



•

•

•



Xilinx, Inc. All Rights Reserved

Frivillig prosjekt laboppgave 4 H07

Sette opp SoC

Først tutorial for å sette seg inn i EDK



Seriell kommunikasjon

- En UART-IP kan sende og motta bytes over seriekabel (RS-232)
 - Greit å bruke for testing og debugging av systemet
 - UARTen kan settes opp som STDIN/OUT, bruk xil_printf
 - Kan være nødvendig å droppe xil_printf i det ferdige spillet pga. kodestørrelse
 - Bray's Terminal

•

| Connect COM Port Baudrate C Second Stop Bits Handshaking C none Disconnect C DMN C Second Stop Bits C none C none C none Disconnect C DMN C Second 1200 C 14000 Stop Bits C none C none Disconnect C DMN C Second C Se | | | | |
|---|--|-------------|-------------------------------|------------|
| Receive CLEAR Peece Counter 13 € Counter = 0 CHEX Stantiog StopLog Dec THex TBin Image: Clear bit is a set cut of the | Connect COM Port Baud rate Data bits Parity Stop Bits Handshaking Disconnect C COM1 600 \$ 5600 \$ 5600 \$ 5 \$ none \$ none | | | |
| Transmit CLEAR DTR SET CLF RTS SET CLF CR-CR+LF Send File Send Mil 1000 \$ Mil | Receive | ∏ Dec ∏ | Hex 🗖 | Bin |
| Transmit CLEAR DTR SET CLR RTS SET CLR CR=CR+LF Send File Send Mil 1000 \$ Mil 1000 \$ | | | | < |
| Clicket Clicket Clicket Clicket Mil 1000 € Mil | Transmit CIEBR DTR CENTER RTS CENTER COLOD-ULE Source | , _, | | |
| | | | | |
| M1 1000 € □ M2 1000 € □ M3 1000 € □ | -> Send | | | |
| | | • • • | M1 1000 M2 1000 M3 1000 | • - • - |



VGA

Ferdig kjerne skal kobles til systemet



Embedded Processor Design - 0 - 57

•

XIL

VGA(2)

- · VGA-kjernen er i tegnmodus (character mode)
- Block RAM (BRAM) i FPGA-en inneholder data for tegn
- Man kan bare skrive tegn til skjermen, med en oppløsning på 100x75
- Det er mulig å trikse litt for å få bedre grafikk, ved å omdefinere tegnene
 - Dvs. forandre på innholdet i BRAM



For Academic Use Only

Tastatur

Tastaturkjernen fra oppgave 3 skal tilpasses systemet



Tastatur(2)

- Tastaturet skal kobles til OPB-bussen vha. en IPIF-kjerne
- Man må sjekke fra programmet om det har blitt trykket noen nye taster siden sist (polling)
 - Dette ligger i driveren (keyboard.c/h) som følger med





"TV"-spill

- Det skal lages et enkelt spill som bruker skjerm og tastatur
- Programmeres i C
- Trenger ikke å være avansert
- Det er bare 8KB minne tilgjengelig for spillet (i utgangspunktet)
 - Kan være vanskelig å overføre spill laget på andre platformer
 - Lag funksjoner du trenger selv, spar plass!
- Ekstraoppgave: bruke syvsegmentsdisplay, lyd eller annet.
- · Greiest å jobbe ut fra eksempelet som følger med oppgaven



Rammeverk for spill

```
while(1) {
    int key;
    key=keyboard_status(0x1C); //key A
    if(key==1)
        pos++;
    scr_draw_vert_line(pos-1,10,'h',4); //(clears previous line)
    scr_draw_vert_line(pos,10,'b',4); //draw a line at pos
    keyboard_wait_and_poll(70000); //wait and update keys
}
```

