




FPGA editor




Clock pad




Pad output




DCM module




Clock0




CLKFX net




BUFG





Statisk timing analyse setup



UCF filen

```
NET "CLK" TNM_NET = "CLK_GRP";
TIMESPEC "TS_CLK" = PERIOD "CLK_GRP" 20 ns HIGH 50 %;

NET "PORTMAP5/PORTMAP/CLKFX_BUF" TNM = "CLKFX_BUF_GRP";
NET "PORTMAP5/clkout_sig" TNM = "clk_div_grp";

TIMESPEC "TS_clk_div" = PERIOD "clk_div_grp" 330 ns HIGH 50%;
TIMESPEC "TS_CLKFX_BUF_GRP_2_clk_div_grp" = FROM "CLKFX_BUF_GRP" TO "clk_div_grp" 20.0 ns;

TIMESPEC "TS_P2P" = FROM "PADS" TO "PADS" 40 ns;
TIMESPEC "TS_P2FFS" = FROM "PADS" TO "FFS" 10 ns;
TIMESPEC "TS_FFS2P" = FROM "FFS" TO "PADS" 10 ns;
```