Program Analysis

INF4140

18.10.12

Lecture 7

INF4140 (18.10.12)

Program Logic (PL)

- PL lets us express and prove properties about programs
- Formulas are on the form

$$\{P\} S \{Q\}$$

- S: program statement(s)
- *P* and *Q*: assertions over program states
- P: Precondition
- Q: Postcondition

If we can use PL to prove some property of a program, then this property will hold for all executions of the program

Sequential composition

$$\frac{\{P\} S_1; \{R\} \{R\} S_2; \{Q\}}{\{P\} S_1; S_2; \{Q\}}$$

Conditional

$$\frac{\{P \land B\} S; \{Q\} \quad (P \land \neg B) \Rightarrow Q}{\{P\} \text{ if } (B) S; \{Q\}}$$

- Blue: proof obligations
- for loop: exercise 2.22!

Consequence

$$\frac{P' \Rightarrow P \quad \{P\} \; S; \{Q\} \quad Q \Rightarrow Q'}{\{P'\} \; S \; \{Q'\}}$$

while loop

$$\frac{\{I \land B\} S; \{I\}}{\{I\} \text{ while } (B) S; \{I \land \neg B\}}$$

the **while** rule needs a *loop invariant*!

- Cannot control the execution in the same manner as for if statements
 - Cannot tell from the code how many times the loop body will be executed

 $\{y \ge 0\}$ while (y > 0) y = y - 1;

- Cannot speak about the state after the first, second, third iteration
- Solution: Find some assertion *I* that is maintained by the loop body
 - Loop invariant: express properties that are preserved by the loop
- Often hard to find suitable loop invariants
 - This course is *not* an exercise in finding complicated invariants

$$\frac{\{I \land B\} S; \{I\}}{\{I\} \text{ while } (B) S; \{I \land \neg B\}}$$

Can use this rule to reason about the more general case:

 $\{P\}$ while (B) S $\{Q\}$

where

- P need not be the loop invariant
- Q need not match $(I \land \neg B)$ syntactically

Combine While rule with Consequence rule to prove:

• Entry: $P \Rightarrow I$

- Loop: {*I* ∧ *B*} S {*I*}
- Exit: $I \land \neg B \Rightarrow Q$

 $\{0 \le n\} \ k = 0; \ \{k \le n\}$ while $(k < n) \ k = k + 1; \ \{k == n\}$

Composition rule splits a proof in two: assignment and loop. Let $k \leq n$ be the loop invariant

• Entry: $k \le n$ follows from itself

Loop:

 $\frac{k < n \Rightarrow k + 1 \le n}{\{k \le n \land k < n\} \ k = k + 1 \ \{k \le n\}}$

• Exit: $(k \le n \land \neg (k < n)) \Rightarrow k == n$

$\frac{\{P \land B\} \text{ S; } \{Q\}}{\{P\} < \text{await } (B); \text{ S; } > \{Q\}}$

Remember that we are reasoning about safety properties

- Termination is assumed
- Nothing bad will happen
- The rule does not speak about waiting or progress

Concurrent execution

Assume two statements S_1 og S_2 such that:

 $\{P_1\} < S_1; > \{Q_1\} \\ \{P_2\} < S_2; > \{Q_2\}$

First attempt for a co..oc rule in PL:

$$\frac{\{P_1\} < S_1; > \{Q_1\} \qquad \{P_2\} < S_2; > \{Q_2\}}{\{P_1 \land P_2\} \text{ co } < S_1; > || < S_2; > \text{ oc } \{Q_1 \land Q_2\}}$$

Example (Problem with this rule)

$$\{x == 0\} < x = x + 1; > \{x == 1\}$$

$$\{x == 0\} < x = x + 2; > \{x == 2\}$$

 $\{x == 0\} \text{ co } < x = x + 1; > || < x = x + 2; > \text{ oc } \{x == 1 \land x == 2\}$

but this conclusion is not *true*: the postcondition should be x == 3!

INF4140 (18.10.12)

Interference problem

$$\begin{array}{ll} S_1: & \{x == 0\} < \mathtt{x} = \mathtt{x} + \mathtt{1}; > \{x == 1\} \\ S_2: & \{x == 0\} < \mathtt{x} = \mathtt{x} + \mathtt{2}; > \{x == 2\} \end{array}$$

The execution of S₂ interferes with the pre- and postconditions for S₁
 The assertion x == 0 need not hold when S₁ starts execution

- The execution of S_1 interferes with the pre- and postconditions for S_2
 - The assertion x == 0 need not hold when S_2 starts execution

Solution: weaken the assertions to account for the other process:

$$\begin{array}{ll} S_1: & \{x == 0 \lor x == 2\} < \mathtt{x} = \mathtt{x} + \mathtt{1}; > \{x == 1 \lor x == 3\} \\ S_2: & \{x == 0 \lor x == 1\} < \mathtt{x} = \mathtt{x} + \mathtt{2}; > \{x == 2 \lor x == 3\} \end{array}$$

Now we can try to apply the rule:

$$\{x == 0 \lor x == 2\} < x = x + 1; > \{x == 1 \lor x == 3\}$$

$$\{x == 0 \lor x == 1\} < x = x + 2; > \{x == 2 \lor x == 3\}$$

$$\{PRE\} \text{ co } < x = x + 1; > || < x = x + 2; > \text{ oc } \{POST\}$$

where:

$$PRE : (x == 0 \lor x == 2) \land (x == 0 \lor x == 1) POST : (x == 1 \lor x == 3) \land (x == 2 \lor x == 3)$$

which gives:

$$\{x == 0\} \text{ co } < x = x + 1; > || < x = x + 2; > \text{ oc } \{x == 3\}$$

Assume $\{P_i\}$ S _i $\{Q_i\}$ for all S_1, \ldots, S_n	
$\{P_i\}$ S _i ; $\{Q_i\}$ are <i>interference free</i>	
$\overline{\{P_1 \land \ldots \land P_n\}} \text{ co } S_1; \ldots S_n; \text{ oc } \{Q_1 \land \ldots \land Q_n\}$	

- Critical conditions are assertions outside critical sections (P_i, Q_i)
- *Interference freedom:* The value of a critical condition is not changed by execution of other processes

Interference freedom

 $\{C \land pre(S)\} \le \{C\}$

- C: critical condition
- S: statement in some other process with precondition pre(S)

The critical condition "survives" execution of the other process

$$\frac{\{P_1\} S_1; \{Q_1\} \{P_2\} S_2; \{Q_2\}}{\{P_1 \land P_2\} \text{ co } S_1; || S_2; \text{ oc } \{Q_1 \land Q_2\}}$$

Four interference requirements:

$$\begin{array}{ll} \{P_2 \land P_1\} \ S_1 \ \{P_2\} & \quad \{P_1 \land P_2\} \ S_2 \ \{P_1\} \\ \{Q_2 \land P_1\} \ S_1 \ \{Q_2\} & \quad \{Q_1 \land P_2\} \ S_2 \ \{Q_1\} \end{array}$$

Avoiding interference: Weakening assertions

$$\begin{array}{ll} S_1: & \{x == 0\} < \mathtt{x} = \mathtt{x} + \mathtt{1}; > \{x == 1\} \\ S_2: & \{x == 0\} < \mathtt{x} = \mathtt{x} + \mathtt{2}; > \{x == 2\} \end{array}$$

Here we have interference, for instance the precondition of S_1 is not maintained by execution of S_2 :

$$\{(x == 0) \land (x == 0)\} \ x = x + 2; \ \{x == 0\}$$

is not true

However, after weakening:

$$\begin{array}{ll} S_1: & \{x == 0 \lor x == 2\} < \mathtt{x} = \mathtt{x} + \mathtt{1}; > \{x == 1 \lor x == 3\} \\ S_2: & \{x == 0 \lor x == 1\} < \mathtt{x} = \mathtt{x} + \mathtt{2}; > \{x == 2 \lor x == 3\} \end{array}$$

 $\{(x == 0 \lor x == 2) \land (x == 0 \lor x == 1)\} x = x + 2 \{x == 0 \lor x == 2\}$

(Correspondingly for the other three critical conditions)

INF4140 (18.10.12)

- V set: global variables referred (i.e. read or written) to by a process
- W set: global variables written to by a process
- *Reference set:* global variables in a critical condition of one process

No interference if:

- W set of S_1 is disjoint from reference set of S_2
- W set of S_2 is disjoint from reference set of S_1

However, variables in a critical condition of one process will often be among the written variables of another Global invariants are:

- Some condition that only refers to global (shared) variables
- Holds initially
- Preserved by all assignments

We avoid interference if critical conditions are on the form $\{I \land L\}$ where:

- I is a global invariant
- L only refers to local variables of the considered process

- Hide critical conditions
- MUTEX to critical sections

 $co...; S; ... ||...; S_1; \{C\}S_2; ... oc$

S might interfere with C

Hide the critical condition by a critical region:

 $co...; S; ... ||...; < S_1; \{C\}S_2; > ... oc$

Example: Producer/ consumer synchronization

Let Producer be a process that delivers data to a Consumer process

 $PC: c \leq p \leq c + 1 \land (p == c + 1) \Rightarrow (buf == a[p - 1])$

Let *PC* be a *global invariant* of the program:

```
int buf, p = 0, c = 0;
```

```
process Producer {
    int a[n];
    while (p < n) {
        < await (p == c) ; >
        buf = a[p]
        p = p+1;
    }
}
```

```
process Consumer {
    int b[n];
    while (c < n) {
        < await (p > c) ; >
        b[c] = buf
        c = c+1;
    }
}
```

Example: Producer

Loop invariant of Producer: $I_P: PC \land p \le n$

```
process Producer {
  int a[n]:
  \{I_P\}
                                  // entering loop
  while (p < n) {
                         \{I_P \land p < n\}
     < await (p == c); > \{I_P \land p < n \land p == c\}
                                  \{I_P\}_{p \leftarrow p+1, buf \leftarrow a[p]}
     buf = a[p];
                              \{I_P\}_{p \leftarrow p+1}
                          \{I_P\}
     p = p + 1;
  } {I_P \land \neg (p < n)} // exit loop
      \Leftrightarrow \{PC \land p == n\}
}
```

 ${I_P \land p < n \land p == c} \Rightarrow {I_P}_{p \leftarrow p+1, buf \leftarrow a[p]}$

Example: Consumer

```
Loop invariant of Consumer:
I_{C}: PC \land c \le n \land b[0: c-1] == a[0: c-1]
      process Consumer {
         int b[n];
         \{l_{C}\}
                                         // entering loop
         while (c < n) { \{I_C \land c < n\}
            < await (p > c) ; > {l_c \land c < n \land p > c}
                                         \{I_C\}_{c\leftarrow c+1,b[c]\leftarrow buf}
            b[c] = buf:
                                      \{l_c\}_{c \leftarrow c+1}
            c = c + 1; {I<sub>C</sub>}
         } {I_C \land \neg (c < n)} // exit loop
            \Leftrightarrow \{PC \land c == n \land b[0: c-1] == a[0: c-1]\}
      }
```

 ${I_C \land c < n \land p > c} \Rightarrow {I_C}_{c \leftarrow c+1, b[c] \leftarrow buf}$

The final state of the program satisfies:

$$PC \land p == n \land c == n \land b[0:c-1] == a[0:c-1]$$

which ensures that all elements in ${\tt a}$ are received and occur in the same order in ${\tt b}$

Interference freedom is ensured by the global invariant and await statements

If we combine the two assertions after the await statements, we get:

$$I_P \land p < n \land p == c \land I_C \land c < n \land p > c$$

which gives false! At any time, only one process can be after the await statement!

```
monitor name {
    monitor variable
    initialization
    procedures
}
```

shared global variable
for the monitor's procedures

- A monitor invariant (1) is used to describe the monitor's inner state
- Express relationship between monitor variables
- Maintained by execution of procedures:
 - Must hold after initialization
 - Must hold when a procedure terminates
 - Must hold when we suspend execution due to a call to wait
 - Can assume that the invariant holds *after* wait and when a procedure starts
- Should be as *strong* as possible!

Assume that the monitor invariant I and predicate P does not mention cv. Then we can set up the following axioms:

Monitor solution to reader/writer problem

Verification of the invariant over request_read

```
I: (nr == 0 \lor nw == 0) \land nw < 1
   procedure request_read() {
            {]}
           while (nw > 0) \{ \{ I \land nw > 0 \} \}
                   \{I\} wait(oktoread); \{I\}
            }
            \{I \land nw == 0\}
            nr = nr + 1;
            \{I\}
   }
(I \land nw > 0) \Rightarrow I
(I \land nw == 0) \Rightarrow I_{nr \leftarrow (nr+1)}
```

Assume that the invariant can mention the number of processes in the queue to a condition variable.

- Let #cv be the number of processes waiting in the queue to cv.
- The test empty(cv) is then identical to #cv == 0

wait(cv) is *modelled* as an extension of the queue followed by processor release:

$$wait(cv): \{?\} # cv = # cv + 1; \{I\} sleep\{I\}$$

by assignment axiom:

$$wait(cv): \{I_{\#cv \leftarrow (\#cv+1)}\} \ \#cv = \#cv + 1; \{I\} \ sleep\{I\}$$

signal(cv) can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv): \{?\}$$
 if $(\#cv != 0) \#cv = \#cv - 1 \{P\}$

$$signal(cv): \{ ((\#cv == 0) \Rightarrow P) \land ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow (\#cv-1)}) \} \\ if (\#cv != 0) \#cv = \#cv - 1 \\ \{P\} \}$$

• signal_all(cv):
$$\{P_{\#cv \leftarrow 0}\}$$
 $\#cv = 0$ $\{P\}$

Together this gives:

$$\begin{array}{l} \{I_{\#cv \leftarrow (\#cv+1)}\} \text{ wait}(cv) \{I\} \\ \{((\#cv == 0) \Rightarrow P) \land ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow (\#cv-1)})\} \text{ signal}(cv) \{P\} \\ \{P_{\#cv \leftarrow 0}\} \text{ signal_all}(cv) \{P\} \end{array}$$

If we know that $\#cv \neq 0$ whenever we signal, then the axiom for signal(cv) be simplified to:

$$\{P_{\#cv \leftarrow (\#cv-1)}\}$$
 signal(cv) $\{P\}$

Note! #cv is not allowed in statements!Only used for reasoning

Example: FIFO semaphore verification (1)

```
monitor FIFO_semaphore {
  int s = 0:
                                 # value of semaphore
  cond pos;
                                 # signalled only when #pos>0
   procedure Psem() {
                                     procedure Vsem() {
      if (s==0)
                                       if empty(pos)
          wait(pos);
                                          s=s+1;
      else
                                       else
         s = s - 1;
                                          signal(pos);
                                     }
   }
}
```

Consider the following monitor invariant:

```
s \ge 0 \land (s > 0 \Rightarrow \#pos == 0)
```

No process is waiting if the semaphore value is positive

INF4140 (18.10.12)

```
I: s \ge 0 \land (s > 0 \Rightarrow \#pos == 0)
```

```
procedure Psem() {
{/}
if (s==0) {l \land s == 0}
{l_{\#pos \leftarrow (\#pos+1)} wait(pos); {l}
else {l \land s \neq 0}
{l_{s \leftarrow (s-1)}} s = s-1; {l}
{l}
```

```
I: s \ge 0 \land (s > 0 \Rightarrow \#pos == 0)
```

This gives two proof obligations: If branch:

$$(l \land s == 0) \Rightarrow l_{\#pos \leftarrow (\#pos+1)}$$

 $s == 0 \Rightarrow s \ge 0 \land (s > 0 \Rightarrow \#pos + 1 == 0)$
 $s == 0 \Rightarrow s \ge 0$

Else branch:

$$egin{aligned} (I \wedge s
eq 0) & \Rightarrow I_{s \leftarrow (s-1)} \ (s > 0 \wedge \#pos == 0) \Rightarrow s - 1 \ge 0 \wedge (s - 1 \ge 0 \Rightarrow \#pos == 0) \ (s > 0 \wedge \#pos == 0) \Rightarrow s > 0 \wedge \#pos == 0 \end{aligned}$$

```
\begin{split} I: s \geq 0 \land (s > 0 \Rightarrow \#pos == 0) \\ \text{procedure Vsem() } \{ \\ \{I\} \\ \text{ if empty(pos) } \{I \land \#pos == 0\} \\ \{I_{s \leftarrow (s+1)}\}s=s+1; \\ \{I\} \\ \text{ else } \{I \land \#pos \neq 0\} \\ \{I_{\#pos \leftarrow (\#pos-1)}\} \text{ signal(pos); } \{I\} \\ \{I\} \\ \} \end{split}
```

```
I: s \ge 0 \land (s > 0 \Rightarrow \#pos == 0)
```

As above, this gives two proof obligations: If branch:

$$\begin{array}{l} (I \land \#pos == 0) \qquad \Rightarrow I_{s \leftarrow (s+1)} \\ (s \ge 0 \land \#pos == 0) \Rightarrow s+1 \ge 0 \land (s+1 > 0 \Rightarrow \#pos == 0) \\ (s \ge 0 \land \#pos == 0) \Rightarrow s+1 \ge 0 \land \#pos == 0 \end{array}$$

Else branch:

$$egin{aligned} (I \wedge \#pos
eq 0) & \Rightarrow I_{\#pos \leftarrow (\#pos-1)} \ (s == 0 \wedge \#pos
eq 0) \Rightarrow s \geq 0 \wedge (s > 0 \Rightarrow \#pos - 1 == 0) \ s == 0 & \Rightarrow s \geq 0 \end{aligned}$$