

## Last time - and today, Tuesday 23rd of February:

9.2 Laplace Transform of Discrete Time Signals
9.3 z-transform
9.4 downsampling and Upsampling
9.5 Discrete Time Filters
9.6 Sample-and-Hold Response
10.1 Switched Capacitor Circuits
10.2 Basic Operation and Analysis

Today:
10.3 First-order filters
10.4 Biquad filters (high-Q)
10.5 Charge injection
10.7 Correlated double sampling techn
11.1 Ideal D/A converter
11.2 Ideal A/D converter
11.3 quantization noise
11.4 signed codes
efj

## Signal-flow-graph analysis (p. 407)



- Applying charge equations is tedious for larger circuits. Using some rules and signal-flow-graph analysis simplifies analysis and design of SC-circuits.
- Superposition (Wikipedia)In a linear system, the net response at a given place and time caused by two or more independent stimuli is the sum of the responses which would have been caused by each stimulus individually.

Getting the transfer function..
Multiplying each of the equations (10.28), (10.29), (10.30) by their respective input voltages, on each sick:

$$
\begin{aligned}
& V_{0}(z)=-\frac{C_{1}}{C_{A}} \cdot V_{1}(z) \\
& V_{0}(z)=\frac{C_{2}}{C_{A}} \frac{z^{-1}}{1-z^{-1}} \cdot V_{2}(z) \\
& V_{0}(z)=-\frac{C_{3}}{C_{A}} \frac{1}{\left(1-z^{-1}\right)} \cdot V_{3}(z)
\end{aligned}
$$

Adding the contributions:

$$
V_{\text {out }}(z)=-\frac{C_{1}}{C_{A}} \cdot V_{1}(z)+\frac{C_{2}}{C_{A}} \frac{z^{-1}}{1-z^{-1}} V_{2}(z)+-\frac{C_{3}}{C_{A}} \frac{1}{\left(1-z^{-1}\right)} \cdot V_{3}(z)
$$

$$
\begin{equation*}
V_{\text {out }}(z)=-\frac{c_{1}}{c_{A}} \cdot V_{1}(z)+\frac{c_{2}}{c_{A}} \frac{1}{z-1} V_{2}(z)-\frac{c_{3}}{c_{A}} \frac{z}{z-1} V_{3}(z) \tag{10.31}
\end{equation*}
$$

Signal Flow Graph (Fig. 10.13 in "J \& M")
SIGNAL FLOW GRAPH IN FIG 10.13
(10.30)

$$
\begin{aligned}
V_{\text {out }}(z) & =-\frac{C_{1}}{C_{A}} \cdot V_{1}(z)+\frac{C_{2}}{C_{A}} \frac{z^{-1}}{1-z^{-1}} V_{2}(z)-\frac{C_{3}}{C_{A}} \frac{1}{1-z^{-1}} V_{3}(z) \\
& =-\frac{C_{1}}{C_{A}} \frac{\left(1-z^{-1}\right)}{\left(1-z^{-1}\right)} \cdot V_{1}(z)+\frac{C_{2}}{C_{A}} \frac{z^{-1}}{1-z^{-1}} V_{2}(z)-\frac{C_{3}}{C_{A}} \frac{1}{1-z^{-1}} V_{3}(z)
\end{aligned}
$$

See that $\frac{1}{C_{A}\left(1-z^{-1}\right)}$ is a common factor


## First-Order Filters



- Select a known Active-RC circuit
- Replace resistors by SC-equivalents
- Analyze using discrete-time methods

UNIVERSITETET

Making 1st order SC-filter from active RC equivalent
1st order filters


Superposition


$$
V_{\text {out }}(z)=-\frac{C_{2}}{C_{A}} \frac{z^{1} 1}{1-z^{-1}} \cdot V_{\text {in }}(z)-\frac{C_{3}}{C_{A}} \frac{1}{1-z^{-1}} \cdot V_{\text {out }}(z)-\frac{C_{1}}{C_{A}} V_{\text {in }}(z)
$$

$$
V_{\text {out }}(z) \cdot C_{A}\left(1-z^{-1}\right)=-C_{2} \cdot V_{\text {in }}(z)-C_{3} \cdot V_{\text {ont }}(z)-C_{1}\left(1-z^{-1}\right) \cdot V_{\text {in }}(z)
$$

$$
\begin{aligned}
& V_{\text {out }}(z) \cdot C_{A}\left(1-z^{-1}\right)+C_{3} V_{\text {out }}(z)=-C_{2} \cdot V_{\text {in }}(z)-C_{1}\left(1-z^{-1}\right) V_{\text {in }}(z) \\
& V_{\text {out }}(z)\left[C_{A}\left(1-z^{-1}\right)+C_{3}\right]=-V_{\text {in }}(z)\left[C_{2}+C_{1}\left(1-z^{-1}\right)\right] \\
& H(z)=\frac{V_{\text {out }}(z)}{V_{\text {in }}(z)}=-\frac{\left[C_{2}+c_{1}\left(1-z^{-1}\right)\right]}{\left[C_{A}\left(1-z^{-1}\right)+c_{3}\right]}=\frac{\frac{C_{2}}{C_{A}}+\frac{C_{1}}{C_{A}}\left(1-z^{-1}\right)}{1-z^{-1}+\frac{C_{3}}{C_{A}}}=\frac{\frac{C_{2}}{C_{A}} z+\frac{C_{1}}{C_{A}}(z-1) \frac{C_{2}}{C_{A}} z+\frac{c_{1}}{C_{A}} z-\frac{C_{1}}{C_{A}}}{z-1+\frac{c_{3}}{C_{A}} \cdot z} \frac{z+\frac{c_{3}}{C_{A}} z-1}{\left(\underline{C_{1}+C_{2}}\right) z-\underline{C_{1}}}
\end{aligned}
$$

eq. $10.33:=\frac{\left(\frac{C_{1}+C_{2}}{C_{A}}\right) z-\frac{C_{1}}{C_{A}}}{\left(1+\frac{C_{3}}{C_{A}}\right) z-1}$

## SFG based on superposition, similar as in fig 10.13.



POLES?
Equating the denominator to zero, in $H(z)$ :

$$
\begin{gathered}
\left(1+\frac{C_{3}}{C_{A}}\right) z-1=0 \\
\mathbb{U} \\
z_{P}=\frac{C_{A}}{C_{A}+C_{3}}
\end{gathered}
$$

For positive capacitance values this pole is restricted to the real axis between zero and one $z$-plane


In this case the circuit is aluraps stable.

The case of $C_{3}=0$ :

$$
z_{p}=\frac{C_{A}}{C_{A}+C_{3}}=\frac{C_{A}}{C_{A}}=1
$$

ZEROS?

Numerator in $H(z)=0$

$$
\left(\frac{C_{1}+C_{2}}{C_{A}}\right) z-\frac{C_{1}}{C_{A}}=0
$$

$$
\left(\frac{C_{1}+C_{2}}{C_{A}}\right) z=\frac{C_{1}}{C_{A}} \Leftrightarrow z=\frac{C_{1}}{C_{1}+C_{2}}
$$

For positive capacitance the zero is located to the real axis between 0 and 1 .
$D C$-gain $(z=1)$ :

$$
\begin{aligned}
H(1) & =-\frac{\left(\frac{C_{1}+C_{2}}{C_{A}}\right) z-\frac{C_{1}}{C_{2}}}{\left(1+\frac{C_{3}}{C_{A}}\right) z-1}=-\frac{\frac{C_{1}}{C_{A}}+\frac{C_{2}}{C_{A}}-\frac{C_{1}}{C_{A}}}{1+\frac{C_{3}}{C_{A}}-1} \\
& =-\frac{\frac{C_{2}}{C_{A}}}{\frac{C_{3}}{C_{A}}}=-\frac{C_{2}}{C_{3}} .
\end{aligned}
$$

## Switch sharing (p. 413)




$$
\begin{aligned}
& \text { Switch sharing, } \\
& \text { page } 413 \text { in " } 1 \mathrm{dm}^{n}
\end{aligned}
$$



> Top plates of $C_{2}$ and $C_{3}$ can be connected together and one pair of switches eliminated Counecting the top plates and letting them share one switch-pair:
$\stackrel{O}{\square}$


## Fully Differential Filters (p. 414 (1/3))



- The signal is represented by the difference of two voltages
- Most SC-designs are fully differential, typically operating around a dc common-mode voltage halfway between the supply voltages
- Reduced common-mode noise
- Cancellation of even-order harmonic distortion, if the nonlinearity is memoryless

UNIVERSITETET

## Differential implementation (fig. 10.18 p. 415)



UNIVERSITETET

Example: Fully differential SC-sigma-delta ADC published May 2007


A MICRO POWER SIGMA-DELTA A/D CONVERTER IN $0.35-\mu \mathrm{M}$ CMOS FOR LOW FREQUENCY APPLICATIONS


Figure 4. Nonoverlapping clock phases.

- Downloaded from IEEEXplore ( http://ieeexplore.ieee.org/Xplore/dynhome.jsp )


## Properties of Fully Differential Filters, compared to single-ended solutions

- Requires two copies of a single-ended filter except from the Opamp which is shared
- Common-mode feedback circuitry is required
- The input- and output signal amplitude are doubled. The same dynamic range can be achieved with half-sized capacitors:
- Area reduction and less power consumption
- Reduced size of switches (less charge)
- More wires are required
- Improved performance with respect to noise and distortion

Some Active RC 1st order filters (Sedra \& Smith p. 779). Filter in fig 10.14 in "Johns \& Martin" lowermost.


## High-Q Biquad active RC-filter



- Another circuit is required for high Q-values and small capacitor spread
- Q-damping is obtained by adding a capacitor around both integrators instead of a resistive feedback around the last integrator

High-Q Switched-capacitor biquad filter (Fig. 10.25, p. 421) by changing the resistors with SC-equivalents


UNIVERSITETET

## High-Q Biquad Filter

- General transfer function:

$$
\mathrm{H}(\mathrm{z}) \equiv \frac{\mathrm{V}_{0}(\mathrm{z})}{\mathrm{V}_{\mathrm{i}}(\mathrm{z})}=-\frac{\mathrm{K}_{3} \mathrm{z}^{2}+\left(\mathrm{K}_{1} \mathrm{~K}_{5}+\mathrm{K}_{2} \mathrm{~K}_{5}-2 \mathrm{~K}_{3}\right) \mathrm{z}+\left(\mathrm{K}_{3}-\mathrm{K}_{2} \mathrm{~K}_{5}\right)}{\mathrm{z}^{2}+\left(\mathrm{K}_{4} \mathrm{~K}_{5}+\mathrm{K}_{5} \mathrm{~K}_{6}-2\right) \mathrm{z}+\left(1-\mathrm{K}_{5} \mathrm{~K}_{6}\right)}
$$

- The function can be rewritten as:
- The coefficients are then:

$$
H(z)=-\frac{a_{2} z^{2}+a_{1} z+a_{0}}{z^{2}+b_{1} z+b_{0}}
$$

$$
\begin{aligned}
\mathrm{K}_{1} \mathrm{~K}_{5} & =\mathrm{a}_{0}+\mathrm{a}_{1}+\mathrm{a}_{2} \\
\mathrm{~K}_{2} \mathrm{~K}_{5} & =\mathrm{a}_{2}-\mathrm{a}_{0} \\
\mathrm{~K}_{3} & =\mathrm{a}_{2} \\
\mathrm{~K}_{4} \mathrm{~K}_{5} & =1+\mathrm{b}_{0}+\mathrm{b}_{1} \\
\mathrm{~K}_{5} \mathrm{~K}_{6} & =1-\mathrm{b}_{0}
\end{aligned}
$$

- A signal-flow-graph approach is used to find the transfer function. There is some freedom in chossing the coefficients as there is one less equation than the number of coefficients. $\mathrm{K} 4=\mathrm{K} 5=\mathrm{SQR}(1+\mathrm{b0}+\mathrm{b} 1)$ defines the other ratios.


## Ex 10.5 1) BP-filter, peak gain 5 near fs/10 amd Q of about 10



## Charge Injection (chapter 10.5)




Figure 4. Nonoverlapping clock phases.

- To reduce the effects of charge injection in SC circuits, realize all switches connected to ground or virtual ground as nchannel switches only, and turn off the switches connected to ground or virtual ground first. Such an approach will minimize distortion and gain error as well as keeping DC offset low.
- In this case $\theta_{1 \mathrm{a}}$ and $\theta_{2 \mathrm{a}}$ are turned off first to prevent other switches affecting the output voltage of the circuit.


## efj

UNIVERSITETET

$Q_{3}$ and $Q_{4}$ connect to ground or virtual ground, respectively, meaning that when they are turned on $\quad\left(d_{2 a}=V d d\right.$ or $\left.a_{1 a}=V d d\right)$ they need only pass a signal near the ground node (vss=ov).

These two switcher can be realized using single $n$-channel transistors. A and important reason for this is that the charge injections due to $Q_{3}$ and $Q_{4}$ are not signal dependent (as will be seen).
Channel charge of an NMOS intriode, (chapter 7): $Q_{C H}=-W L C_{\text {ox }} \cdot V_{\text {eff }}$


When $Q_{3}$ and $Q_{4}$ are on, $V_{0 S}=V_{D 13}$, and since their source remain of $O$ volts, their $V_{t}$ 's remain constant (ineq́ 10.82 ) 2: THE CHARGE INJECTED BY $Q_{3}, Q_{4}$ IS THE SAME FROM ONE CLOCK CYCLE TO the next, and can be considered AS $A$ DC OFFSET.
Unfortunately this is not the case for $Q_{1}$ and $Q_{6}$. Ex $Q_{1}: Q_{C t_{1}}=-W_{1} L_{1} C_{0 x}\left(V_{D_{0}}-V_{i}-V_{t_{n}}\right)$ In this case one portion of the channel charge is linearly related to $V_{i}$. The $V_{t_{n}}$ changs in a nonlinear relation. ship (bul keffect). $Q_{C H 1}$ has a lin. and ninlin. relation ship to $V_{i}$ and would case a gain error and distortion if $Q_{1}$ were turned off early. TD MINIMIZE DISTORTION, GAIN ERR. ADD OFFS:: TO REDUCE THE EFFECTS OF CHARGE. INJECTION IN SC-CIRCUITS, REALIZE all SWITCHES CONNECTED TO GROUND OR VIRTUAL GROUND AS $\operatorname{I}$-CHANNEL SWITCHES, ADAD TURN OPR THE SWitches near the virtual ground of the cramps first.

Ex. 10.6


Assume an ideal opamp. Estimate the amount of $d c$ offset at the output due to channel-charginjection when $C_{1}=0$ and $C_{2}=C_{A}$

$$
=10 C_{3}=10, p F \quad V_{t n}=0.8 \mathrm{~V}, W=30 \mathrm{\mu m}, L=0.8 \mu \mathrm{~m} . V a u= \pm 2,5 \mathrm{~V}
$$

$$
Q_{3} \text { and } \operatorname{cox}^{3} Q_{4} \text { art advanced, and }
$$ contribute with channel charge.

$$
\begin{aligned}
Q_{\mathrm{CH} 3} & =\frac{Q_{\mathrm{CH} 4}}{}=\left(-30 \cdot 10^{-6}\right)\left(0.8 \cdot 10^{-6}\right) 1.9 \cdot 10^{-3} \cdot \frac{10^{-12}}{\left(10^{-6}\right)^{2}}(2.5-0.8) \mathrm{C} \\
& =-30 \cdot 0.8 .0 .0019 \cdot 1.7 \mathrm{pC}=0.07752 \mathrm{pC}
\end{aligned}
$$

The dc feedback will keep the virtual input of the opamp at $O$ volts. All freaback current is charge transferred through $C_{3}$.

Ex. 10.6 (22)
When $\phi_{1 a}$ turns off, half the

$$
\frac{1}{2} Q_{\mathrm{CH} 4}+\frac{1}{2} Q_{\mathrm{CH} 3}=77.5 \cdot 10^{-3} \mathrm{P} C
$$ charge, $Q_{C H 4}$, goes to virtual ground, while half of $Q_{C H 4}$

$$
\phi_{1 a}
$$ is placed on the nock between $Q_{3}$ and $Q_{4} Q_{385}^{38.75 p c}=Q_{Q_{6}}$

$\phi_{1}$

$d_{2 a}$
$\frac{1}{2} Q_{C H 4}$ to virtual gal $=38.75 \mathrm{PC}$
When $A_{2 a}$ goes nigh, the Ind charge escapes to ground:
$\phi_{2}$


DC offset on the out put is affected by the sizes of the capacitors, switch sizes and Vel.


$$
Q=C V
$$



When $Q_{2 a}$ goes low, half of it's
$\qquad$ channel ch. is left between $Q_{3}$ and $Q_{4}$ :


At "LaSt", when $\phi$ a goes high again, in in dM". the previously mentioned charge package is
passed into the virtual ground.


$$
Q=C V
$$



The smaller the Ron and smaller the $C$, the higher the frequency of switching (possible)

$$
v=\frac{Q}{C}
$$

$$
H(s)=\frac{1}{1+\tau s} \wedge \tau=R C
$$

To decrease Ron the size of the switch increases, and thus the charge injection. Will clerive a simple formula that gives the upper bound on the frequency of operation of an SC cire. for a max. voltage change due to charge inj.: (ignore overlap capacitance)
MOST SC CIRE. HAVE 2 SERIES SWITCHES PER CAPACITOR. AS A RULE OF THUMB, FOR 6000 SETTLING, THE SAMPLING CLOCK HALF PERIOD MUST BE GREATER THAN S TIME CANST.

$$
\frac{T}{2}>5 R_{\text {ON }} \cdot C \Longleftrightarrow f_{\text {CK }}<\frac{1}{10 R_{\text {ON }} C}
$$

$$
\begin{aligned}
& f_{\text {CK }}=\frac{1}{T} \\
& R_{\text {ON }}=\frac{1}{\rho_{n} C_{O X} \cdot \frac{\omega}{L} \cdot V_{\text {eff }}}(1.108)
\end{aligned}
$$

Using (10.83) the charge change clue to the channel charge caused by turning an $n$-channel switch off is approximated by

$$
|\Delta V|=\frac{1}{2} Q_{C H} \cdot \frac{1}{c}=\frac{W L C_{o x} V_{e f f}}{2 c}
$$

For a specified $|\Delta V|_{\max }$

$$
C=\frac{W L C_{o x} V_{\text {eff }}}{2|\Delta V|_{\max }}
$$

Substituting in (10.89):

$$
f_{c l k}<\frac{\mu_{n} \mid \Delta v /_{\max }}{5 L^{2}}
$$

3: UPPER FREQ. LIMIT INVERSELY PROPORTIONAL TO L'. IT IGNORES OVERLAP CAP. AND IS SOMEWHAT OPTIMISTIC

## Correlated Double Sampling ("CDS")

- Used to realize highly accurate gain amplifiers, sample-andhold circuits and integrators to reduce errors due to offset voltages, 1/f noise and finite opamp gain.
- Method: During a calibration phase the input voltage of an opamp is sampled and stored (accross a C) and later subtracted from the signal in the operational phase (when the output is being sampled), by appropriate switching of the capacitors.
- A detailed description is beyond the scope of the text in "J \& M". The interested reader may check: C. G. Themes, C. Enz: "Circuit techniques for reducing the effects of opamp imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization", Proceedings of the IEEE, Nov. 1996.


## SC amplifier (left) and SC integrator with CDS (right)



- For the amplifier: During $\theta 2$ the error is sampled and stored across C1 and C2
- The stored error is then subtracted during $\theta 1$
- For the integrator: During $\theta 1$ the error is sampled and stored across C'2
- The stored error is then subtracted during $\theta 2$

UNIVERSITETET


CORRELATED DOUBLE
SAMPLING


The opamp input error voltage is sampled during $A_{1}$ Next, during $d_{2}^{\prime}, C_{2}^{\prime}$ is connected in series with the opamp's inverting input and greatly minimizes the effects of these errors (by a factor of the inverse of the apamp's gain over what would otherwise occur at frequencies substantially less than the sampling frequency').
CORRELATES DOUBLE SAMPLING (CDS)

Integrator, fig. 10.35


An additional capacitor, $L_{2}$ samples the opamp input error voltage during


During $\phi_{2}, c_{2}$ is connected in series with the opamp's inverting input and greatly minimizes the effects of these errors

- Reducing errors by a factor of the inverse of the opamp's gain over what would other wise occur at frequencies substantially less than the sampling frequency
- When CDS is used, the opamps should be designed to minimize thermal noise rather than $1 / f$ noise.
- When used in SC-filters only a couple among the stages typically need CDS
- Very useful in over. sampling $A / \infty$ converters.


## SC-integrator with CDS ("J \& M" page 434)



- During Phi2 the error is sampled and stored accross C2
Efj

11
Johns \& Martin" page 434


$$
v_{\text {out }} \cong-\frac{c_{1}^{\prime}}{c_{2}^{\prime}} \cdot v_{\text {in }}
$$



Errors due to fimite-oftset voltage, $1 / f$ noise and gain are included. At the same time the finite upamp input voltage caused by these errors is sampled and stored accross $C_{1}$ and $C_{2}$.

Next, cluing $\Phi_{1}$, this input error voltage is subtracted from the signal (applied to the opamp input) at that time.
Assuming that the input voltage and the opamp input error voltages did not change appreciably from $d_{1}$ to $\phi_{2}$ errors due to them will be significantly reduced.

## Data Converter Fundamentals (chapter 11)


efj

## Main data converter types:

- Nyquist-rate converters:
- Each value has a one-to-one correspondencewith a single input
- The sample-rate must be at least equal to twice the signal frequency (Typically somewhat higher)
- Oversampled converters:
- The sample-rate is much higher than the signal frequency, typically $20-512$ times.
- The extra samples are used to increase the SNR
- Often combined with noise shaping

UNIVERSITETET

# Flash ADC from 1926 (Analog Digital Conversion handbook, Analog Devices) 

The first documented flash converter was part of Paul M. Rainey's electro-mechanical PCM facsimile system described in a relatively ignored patent filed in 1921 (Reference 5 -see further discussions in Chapter 1 of this book). In the ADC, a current proportional to the intensity of light drives a galvanometer which in turn moves another beam of light which activates one of 32 individual photocells, depending upon the amount of galvanometer deflection (see Figure 3.49). Each individual photocell output activates part of a relay network which generates the 5-bit binary code.


Figure 3.49: A 5-Bit Flash ADC Proposed by Paul Rainey
Adapted from Paul M. Rainey, "Facsimile Telegraph System," U.S. Patent
1,608,527, Filed July 20, 1921, Issued November 30, 1926

### 11.1 Ideal D/A converter



$$
\begin{gathered}
\mathrm{B}_{\text {in }}=\mathrm{b}_{1} 2^{-1}+\mathrm{b}_{2} 2^{-2}+\ldots+\mathrm{b}_{\mathrm{N}} 2^{\mathrm{N}^{\mathrm{N}}} \\
\mathrm{~V}_{\text {out }}=\mathrm{V}_{\text {ref }}\left(\mathrm{b}_{1} 2^{-1}+\mathrm{b}_{2} 2^{-2}+\ldots+\mathrm{b}_{\mathrm{N}} 2^{-\mathrm{N}}\right)
\end{gathered}
$$

## Example 11.1 : 8-bit D/A converter

An ideal D/A converter has

$$
\mathrm{V}_{\mathrm{ref}}=5 \mathrm{~V}
$$

$$
\mathrm{V}_{\mathrm{LSB}} \equiv \frac{\mathrm{~V}_{\mathrm{ref}}}{2^{\mathrm{N}}}
$$

Find Vout when

$$
\mathrm{B}_{\text {in }}=10110100
$$

$$
1 \mathrm{LSB}=\frac{1}{2^{\mathrm{N}}}
$$

$$
\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {ref }} \mathrm{B}_{\text {in }}=3,516 \mathrm{~V}
$$

Find

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{LSB}} \\
& \mathrm{~V}_{\mathrm{LSB}}=5 / 256=19,5 \mathrm{mV}
\end{aligned}
$$



### 11.2 Ideal A/D converter ( Fig. 11.3 )



$$
\mathrm{V}_{\mathrm{ref}}\left(\mathrm{~b}_{1} 2^{-1}+\mathrm{b}_{2} 2^{-2}+\ldots+\mathrm{b}_{\mathrm{N}} 2^{-\mathrm{N}}\right)=\mathrm{V}_{\mathrm{in}} \pm \mathrm{V}_{\mathrm{x}}
$$

where

$$
-\frac{1}{2} \mathrm{~V}_{\mathrm{LSB}} \leq \mathrm{V}_{\mathrm{x}}<\frac{1}{2} \mathrm{~V}_{\mathrm{LSB}}
$$

Ideal transfer curve for a 2-bit A/D converter ( Fig. 11.4 )

-A range of input values produce the same output value (QA range of input values produce the same output value (Quantization error)
-Different from the D/A case

UNIVERSITETET

### 11.3 Quantization noise



$$
\mathrm{V}_{\mathrm{Q}}=\mathrm{V}_{1}-\mathrm{V}_{\mathrm{in}}
$$

## Quantization noise model


-The model is exact as long as $\mathrm{V}_{\mathrm{Q}}$ is properly defined
$\cdot \mathrm{V}_{\mathrm{Q}}$ is most often assumed to be white and uniformely distributed between $+/-\mathrm{V}_{\text {Isb }} / 2$

UNIVERSITETET

## Quantization noise

-The rms-value of the quantization noise can be shown to be:

$$
\mathrm{V}_{\mathrm{Q}(\mathrm{rms})}=\frac{\mathrm{V}_{\mathrm{LSB}}}{\sqrt{12}}
$$

-Total noise power is independent of sampling frequency
-In the case of a sinusoidal input signal with p-p amplitude of $\quad \mathrm{V}_{\text {ref }} / 2$

$$
\begin{aligned}
& \mathrm{SNR}=20 \log \left(\frac{\mathrm{~V}_{\mathrm{in}(\mathrm{rms})}}{\mathrm{V}_{\mathrm{Q}(\mathrm{rms})}}\right)=20 \log \left(\frac{\mathrm{~V}_{\mathrm{ref}} /(2 \sqrt{2})}{\mathrm{V}_{\mathrm{LSB}} /(\sqrt{12})}\right) \\
& \mathrm{SNR}=6,02 \mathrm{~N}+1,76 \mathrm{~dB}
\end{aligned}
$$

UNIVERSITETET

## Quantization noise (SNR as a function of Vin)


-Signal-to Noise ratio is highest for maximum input signal amplitude

### 11.4 Signed codes

- Unipolar / bipolar
- Common signed digital repr.: sign magnitude, 1's complement, 2's compl.

| Table 11.1 | Some 4-bit signed digital representations |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Normalized <br> number | Sign <br> magnitude | 1's <br> complement | Offset <br> binary | 2's <br> complement |
| +7 | $+7 / 8$ | 0111 | 0111 | 1111 | 0111 |
| +6 | $+6 / 8$ | 0110 | 0110 | 1110 | 0110 |
| +5 | $+5 / 8$ | 0101 | 0101 | 1101 | 0101 |
| +4 | $+4 / 8$ | 0100 | 0100 | 1100 | 0100 |
| +3 | $+3 / 8$ | 0011 | 0011 | 1011 | 0011 |
| +2 | $+2 / 8$ | 0010 | 0010 | 1010 | 0010 |
| +1 | $+1 / 8$ | 0001 | 0001 | 1001 | 0001 |
| +0 | +0 | 0000 | 0000 | 1000 | 0000 |
| $(-0)$ | $(-0)$ | $(1000)$ | $(1111)$ |  |  |
| -1 | $-1 / 8$ | 1001 | 1110 | 0111 | 1111 |
| -2 | $-2 / 8$ | 1010 | 1101 | 0110 | 1110 |
| -3 | $-3 / 8$ | 1011 | 1100 | 0101 | 1101 |
| -4 | $-4 / 8$ | 1100 | 1011 | 0100 | 1100 |
| -5 | $-5 / 8$ | 1101 | 1010 | 0011 | 1011 |
| -6 | $-6 / 8$ | 1110 | 1001 | 0010 | 1010 |
| -7 | $-7 / 8$ | 1111 | 1000 | 0001 | 1001 |
| -8 | $-8 / 8$ |  |  | 0000 | 1000 |

- Sign. M.: 5:0101, -5:1101, two repr. Of 0, $2^{\mathrm{N}}-1$ numb.
- 1's compl.: Neg. Numbers are complement of all bits for equiv. Pos. Number: 5:0101, 5:1010
- Offset bin: 0000 to the most neg., and then counting up..
+: closely related to unipolar through simple offset

UNIVERSITETET
I OSLO

## 2's complement

| A3a2a1a0 | Sign <br> magnitude | 2s complement |
| :--- | :--- | :--- |
| 0111 | +7 | +7 |
| 0110 | +6 | +6 |
| 0101 | +5 | +5 |
| 0100 | +4 | +4 |
| 0011 | +3 | +3 |
| 0010 | +2 | +2 |
| 0001 | +1 | +1 |
| 0000 | +0 | +0 |
| 1000 | -0 | -8 |
| 1001 | -1 | -7 |
| 1010 | -2 | -6 |
| 1011 | -3 | -5 |
| 1100 | -4 | -4 |
| 1101 | -5 | -3 |
| 1110 | -6 | -2 |
| 1111 | -7 | -1 |

$$
\begin{aligned}
& \cdot 5_{10}: 0101=2^{2}+2^{0} \\
& -5_{10}:(0101)^{\prime}+1=1010+1= \\
& 1011
\end{aligned}
$$

- Addition of positive and negative numbers is straightforward, using addition, and requires little hardware
- 2's complement is most popular representation for signed numbers when arithmetic operations have to be performed

UNIVERSITETET
$7_{10}-6_{10}$ via addition using two's complement of -6

- $000000000000000000000000000000111_{2}=7_{10}$
- $000000000000000000000000000000110_{2}=6_{10}$
- Subtraction uses addition: The appropriate operand is negated before being added
- Negating a two's complement number: Simply invert every 0 and 1 and add one to the result. Example:
- $00000000000000000000000000000110_{2}$ becomes
- $11111111111111111111111111111001_{2}$
$+$ $1_{2}$
= $111111111111111111111111111111111010_{2}$ $00000000000000000000000000000000{0111_{2}}=7_{10}$
$+11111111111111111111111111111111{1010_{2}=-6_{10}}^{1}$
$=000000000000000000000000000000000001_{2}=1_{10}$

UNIVERSITETET
I OSLO

## 11.5 performance limitations

- Resolution
- Offset and gain error
- Accuracy
- Integral nonlinearity (INL) error
- Differential nonlinearity (DNL) error
- Monotonicity
- Missing codes
- A/D conversion time and sampling rate
- D/A settling time and sampling rate
- Sampling time uncertainty
- Dynamic range
- NB!! Different meanings and definitions of performance parameters sometimes exist. $\rightarrow$ Be sure what's meant in a particular specification or scientific paper.. There are also more than those mentioned here.

UNIVERSITETET

## Resolution

- Resolution usually refers to the number of bits in the input (D/A) or output (ADC) word, and is often different from the accuracy.
- Analog-Digital Conversion Handbook, Analog Devices, 3rd Edition, 1986: An n-bit binary converter should be able to provide $2 n$ distinct and different analog output values corresponding to the set of $n$ binary words. A converter that satisfies this criterion is said to have a resolution of $n$ bits.

A Cost-Efficient High-Speed 12-bit Pipeline ADC in $0.18-\mu \mathrm{m}$ Digital CMOS


| TABLE I |  |
| :---: | :---: |
| Key Data for the ADC |  |
| Nominal sampling rate | $110 \mathrm{MS} / \mathrm{s}$ |
| Technology | $0.18 \mu \mathrm{~m}$ digital CMOS |
| Nominal supply voltage | 1.8 V |
| Resolution | 12 bit |
| Full scale analog input | $2 \mathrm{~V}_{\text {P-P }}$ |
| Area | $0.86 \mathrm{~mm}^{2}$ |
| Power consumption | 97 mW |
| DNL | $\pm 1.2 \mathrm{LSB}$ |
| INL | $-1.5 /+1 \mathrm{LSB}$ |
| SNR $\left(f_{\text {in }}=10 \mathrm{MHz}\right)$ | 67.1 dB |
| SNDR $\left(f_{\text {in }}=10 \mathrm{MHz}\right)$ | 64.2 dB |
| SFDR $\left(f_{i n}=10 \mathrm{MHz}\right)$ | 69.4 dB |
| ENOB $\left(f_{\text {in }}=10 \mathrm{MHz}\right)$ | 10.4 bit |



Fig. 8. SFDR, SNR, and SNDR versus conversion rate. The input frequency and signal swing is 10 MHz and $2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$, respectively.

## Next Tuesday (2/3-10):

## - Chapter 12 Nyquist DACs

Du er her $\underline{U i O}>$ Studier $>$ Emner $>$ Matematikk eo naturvitenskan $>$ Informatikk $>$
INF $4420>\underline{\text { V10 }}>$
Undervisningsplan (INF4420 - Vår 2010)

| Dato | Undervises av | Sted | Tema | Kommentarer / ressurser |
| :---: | :---: | :---: | :---: | :---: |
| 26.01.2010 | Snorre Aunet ("SA") | Lille <br> Auditorium, Ifi | introduksjon til INF4420 | $\begin{aligned} & \text { Slides. Slides. } \\ & \text { two per page } . \end{aligned}$ |
| 02.02.2010 | SA, Amir Hasanbegovic ("AH") | Lille <br> Auditorium, Ifi. | From chapter 8 i "Johns \& Martin". + SW intro (Cadence) | Slides. Slides. <br> two per page. <br> Other relevant <br> material. |
| 09.02.2010 | SA | Lille Aud. | from chapters 8 and 9 in "Johns \& Martin". | Slides. Slides. two per page . |
| 16.02.2010 | SA | Lille Aud. | $\begin{aligned} & 9.2-9.6,10.1- \\ & 10.2 \end{aligned}$ | $\begin{aligned} & \text { Slides Slides. } \\ & \text { two per page } \end{aligned}$ |
| 23.02.2010 | SA | Lille Aud. | Chapter 10.3, --> , beg. of chapter 11 |  |
| 02.03.2010 | SA | Lille Aud. | chapter 12; Nyquist-rate DACs |  |
| 09.03.2010 | SA | Lille Aud. | cnapter 13; Nyquist-rate ADCs I |  |
| 16.03.2010 | SA | Lille Aud. | chapter 13 ; Nyquist-rate ADCs II |  |
| 23.03 .2010 | SA | Lille Aud. | Chapter 14; Oversampling Converters |  |


| 30.03 .2010 |  |  |  | No teaching in <br> week 13. |
| :--- | :--- | :--- | :--- | :--- |
| 06.04 .2010 |  |  | No teaching in <br> week 14, due <br> to Easter <br> holidays. |  |
| 13.04 .2010 | SA | Lille Aud. | chapter 16; <br> PLLs |  |
| 20.04 .2010 | SA, AH | Lille Aud. | "project <br> meeting" |  |
| 27.04 .2010 | SA | Lille. Aud. | To be <br> defined. | In case.. |
| 10.05 .2010 | AH | Lille Aud. | Selected <br> problems <br> relevant for <br> the exam. |  |
| 11.05 .2010 | SA, AH | Lille Aud. | presentation <br> of the project <br> work. |  |

[^0]Dokument opprettet: 26.12.2009, endret: 17.02.2010

UNIVERSITETET
I OSLO

## Additional litterature

- Adnan Gundel, William N. Carr: A micropower sigma-delta A/D converter in 0.35 um CMOS for low-frequency applications, Proceedings of IEEE Long Island Systems, Applications and Technology Conference, IEEE 2007
- [GrTe86]: Roubik Gregorian, Gabor C. Temes: Analog MOS Integrated Circuits for signal processing, Wiley, 1986.
- [Haah94]: Nils Haaheim: Analog CMOS, Universitetet i Trondheim, Norges Tekniske Høgskole, 1994.
- Adel S. Sedra, Kenneth C. Smith: Microelectronic Circuits, Saunders College Publ., 1989.
- Kenneth R. Laker, Willy M. C. Sansen: Design of analog integrated circuits and systems, McGraw-Hill, 1994.


## Additional litterature:

## A Cost-Efficient High-Speed 12-bit Pipeline ADC in $0.18-\mu \mathrm{m}$ Digital CMOS

Terje Nortvedt Andersen, Bjørnar Hernes, Member, IEEE, Atle Briskemyr, Frode Telstø, Johnny Bjørnsen, Member, IEEE, Thomas E. Bonnerud, and Øystein Moldsvor

## ANALOG-DIGITAL CONVERSION

Walt Kester
Editor

```
High speed olata converters fully integrated in CMOS
```


## by

Leif Hanssen


[^0]:    Redaksjon: Redaksion for informasion om studietillbudet ved Uio

