

# INF4420

## Short-channel effects and models

Spring 2012

Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no)

1 / 32

## Outline

MOSFET scaling

Short-channel effects

MOSFET models

2 / 32

# Introduction

Scaling continues for the benefit of digital.

For analog this is not necessarily beneficial, but desirable to have everything on one die (SoC).

Designing analog and mixed-signal circuits, we need to be aware of the implications so that we can design circuits that perform well despite short-channel effects.

3 / 32

# Why CMOS scaling?

Reducing feature size is very attractive for digital circuits

- Higher density (lower cost)
- Reduced power consumption
- Faster (less capacitance)

4 / 32

# Why CMOS scaling?

Can be beneficial for analog, depending on the application

- Reduced  $V_{DD}$ , increased current
- Gain is low because because output resistance is decreased
- Higher speed (ft) opens up for new applications in CMOS (e.g. mm-wave)

5 / 32

# Short- vs long-channel

A loose definition: Typically, a long-channel device will behave according to the square-law model

$$I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS}) \quad (\text{sat.})$$

The behaviour of a short-channel device will not be accurately predicted by the square-law model

6 / 32

# Long-channel transistor

Gate has good control over channel

Square-law equations are sufficiently accurate for predicting drain current.

7 / 32

# Short-channel transistor

Drain region has more influence on channel behaviour

Short-channel effects become significant.

8 / 32

# Constant field scaling

Parameter	Scaling
$W$	$\alpha^{-1}$
$L$	$\alpha^{-1}$
$V$	$\alpha^{-1}$
$E$	1
$t_{ox}$	$\alpha^{-1}$
$N_a$	$\alpha$
$C_{ox}$	$\alpha$
$I_{on}$	$\alpha^{-1}$
$t_d$	$\alpha^{-1}$
$P$	$\alpha^{-3}$

Constant field

Full-node  $\alpha \approx \sqrt{2}$

9 / 32


# Constant field scaling

$$P = F \cdot C \cdot V_{dd}^2$$

$$I_{D,\alpha} = \frac{\mu_n C_{ox}}{2\alpha} \frac{W}{L} (V_{GS} - V_{TH})^2$$

Similar for SD  
depletion  
capacitance

$$C_{ch,\alpha} = \frac{WL C_{ox}}{\alpha}$$



10 / 32

# Constant field scaling

Implications for analog. gm and ro does not change.

However,  $kT/C$  is the noise floor. Lower  $V_{dd}$  requires larger  $C$  to maintain SNR. Larger current needed to drive  $C$ .

$$g_{m,\alpha} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$$

$$r_{O,\alpha} = \frac{1}{\lambda I_D}$$

11 / 32

# Constant voltage scaling

Parameter	Const. field Scaling	Const. volt Scaling
$W$	$\alpha^{-1}$	$\alpha^{-1}$
$L$	$\alpha^{-1}$	$\alpha^{-1}$
$V$	$\alpha^{-1}$	1
$E$	1	$\alpha$
$t_{ox}$	$\alpha^{-1}$	$\alpha^{-1}$
$N_a$	$\alpha$	$\alpha$
$C_{ox}$	$\alpha$	$\alpha$
$I_{on}$	$\alpha^{-1}$	$\alpha$
$t_d$	$\alpha^{-1}$	$\alpha^{-2}$
$P$	$\alpha^{-3}$	$\alpha^{-1}$

12 / 32

# Practical scaling

Practical issues makes scaling less than ideal


tox scaling leads to reliability concerns and gate current tunneling.

Practical limit to reducing  $V_{dd}$  and  $V_{th}$ , and  $V_{dd}/V_{th}$ -ratio decreases

Devices must handle higher fields

13 / 32

# Charge sharing



14 / 32

# HALO implants

Used to make threshold voltage more constant vs. gate length. Non-uniform channel doping. Reverse short channel effect (RSCE). Overcompensating droop in threshold voltage results in increasing threshold voltage with shorter gate lengths.

Trade-off  $I_{on}/I_{off}$  (digital) vs. gain (analog). Halo reduces  $R_o$ . DITS (Drain-Induced Threshold Shift)

15 / 32

# Vertical field

Higher gate channel field pulls carriers closer to the oxide interface.

Degrades effective mobility.

Effective mobility becomes a function of  $V_{gs}$  (mobility reduces with increasing  $V_{gs}$ )

16 / 32



# Velocity saturation

Increasing  $V_{ds}$  will increase the electric field in the channel. If field is too large, velocity will saturate ( $v_{sat} = 10^7$  cm/s).


$$v = \mu_n E \left[ \frac{\text{m}}{\text{s}} \right]$$

$$I_D = WC_{ox} v_{sat} (V_{GS} - V_{TH})$$

17 / 32

# Channel length modulation

Channel length modulation (CLM) is present even in long-channel transistors, but less prominent. Pinch-off changes with  $V_{ds}$ .



18 / 32

# DIBL

Drain induced barrier lowering

Drain voltage ( $V_d$ ) contributes to inverting the channel, effectively reducing  $V_{th}$ . Increasing current with increasing  $V_d$

19 / 32

# Hot carriers

Velocity overshoot due to high electric field from source to drain.

Impact ionization near drain, electron hole pair.

Carriers may get trapped in the gate oxide.

20 / 32

# SCBE



Substrate current induced body effect

Electron hole pair from impact ionization generates a drain substrate current. Current will increase exponentially with drain voltage

Substrate resistance IR drop.

21 / 32


# Short channel Ro



22 / 32

# Gate tunneling current

Thinner gate oxide increases probability of carriers tunneling through the oxide. Also GIDL (Gate induced drain leakage) ...



23 / 32

# MOSFET device models

As circuit designers we need to accurately predict circuit performance. Circuit simulators can use much more sophisticated device models than we use for hand calculation and analysis.

As technology scale, models evolve to take new effects into account in order to predict device behaviour with sufficient accuracy.

24 / 32

# Shichman Hodges Model

Also known as a "level 1 model" because of SPICE.

Approximately the simple equations we use for hand analysis of circuits. (Id and capacitance).

Usually not sufficiently accurate, except for several  $\mu\text{m}$  gate length technology.

25 / 32

# BSIM

Berkeley Short-Channel IGFET Model

BSIM3v3 1995

BSIM4 2000 (currently BSIM4.7.0, 2011)

BSIM4 includes all short channel effects we have discussed. Significantly better  $R_o$  prediction (which has been a problem).

26 / 32

# BSIM

Increasing number of non-physical parameters to fit measured device characteristics.

Finding parameters to accurately model devices is challenging.

Currently more than 200 parameters (binning, and several transistor flavours in one process).

27 / 32

# Binning and corners

Different sets of parameters for different device sizes (binning). Simulator selects parameter set automatically.

Different sets of parameters for process corners (FF, SS, FS, SF). Statistical parameters for monte-carlo analysis.

28 / 32

# EKV model

Charge-based compact model. Not widespread adoption for simulation, but can be useful for hand analysis.

Possible to extract parameter set e.g. from BSIM parameters supplied by the foundry.

29 / 32

# PSP MOSFET model

From [http://pspmodel.asu.edu/downloads/psp103p1\\_summary.pdf](http://pspmodel.asu.edu/downloads/psp103p1_summary.pdf)

*"PSP is a surface-potential based MOS Model, containing all relevant physical effects (mobility reduction, velocity saturation, DIBL, gate current, lateral doping gradient effects, STI stress, etc.) to model present-day and upcoming deep-submicron bulk CMOS technologies."*

- accurate higher order derivatives
- more physics based modelling rather than threshold voltage

30 / 32

# Models

Device modeling is difficult. Parameter extraction is difficult. Do not blindly trust models.

Sophisticated device models offer little intuition for design. Square law equations can not be used for design. Instead, chart based design (gm/Id).

Corner simulation also helps robustness against model parameters.

31 / 32

# Online resources

As usual, not curriculum:

- BSIM manual: [http://www-device.eecs.berkeley.edu/~bsim3/BSIM4/BSIM470/BSIM470\\_Manual.pdf](http://www-device.eecs.berkeley.edu/~bsim3/BSIM4/BSIM470/BSIM470_Manual.pdf)
- BSIM parameter fitting: [http://ewh.ieee.org/r5/denver/sscs/References/2003\\_03\\_Assenmacher.pdf](http://ewh.ieee.org/r5/denver/sscs/References/2003_03_Assenmacher.pdf)
- Check list for device models: <http://effectiveelectrons.com/whitepapers/Determine%20Foundry-Model%20Problems%20Without%20Touching%20A%20Wafer.pdf>
- Chart based design: <http://www.ewh.ieee.org/r6/scv/ssc/May1905.pdf>

32 / 32