

Outline

MOSFET scaling

Short-channel effects

**MOSFET** models

## Introduction

Scaling continues for the benefit of digital.

For analog this is not neccessarily beneficial, but desirable to have everything on one die (SoC).

Designing analog and mixed-signal circuits, we need to be aware of the implications so that we can design circuits that perform well despite short-channel effects.

3/32





#### Short- vs long-channel

A loose definition: Typically, a long-channel device will behave according to the square-law model

$$I_D = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L} (V_{\text{GS}} - V_{\text{TH}})^2 (1 + \lambda V_{\text{DS}}) \text{ (sat.)}$$

The behaviour of a short-channel device will not be accurately predicted by the square-law model

# Long-channel transistor

Gate has good control over channel

Square-law equations are sufficiently accurate for predicting drain current.

7/32









#### **Constant field scaling**

Implications for analog. gm and ro does not change.

However, kT/C is the noise floor. Lower Vdd requires larger C to maintain SNR. Larger current needed to drive C.

$$g_{m,\alpha} = \mu_n C_{\rm ox} \frac{W}{L} (V_{\rm GS} - V_{\rm TH})$$

 $r_{O,\alpha} = \frac{1}{\lambda I_D}$ 

11/32

#### **Constant voltage scaling**

Parameter	Const. field Scaling	Const. volt Scaling
W	$\alpha^{-1}$	$\alpha^{-1}$
L	$lpha^{-1}$	$lpha^{-1}$
V	$lpha^{-1}$	1
Ε	1	α
$t_{\rm OX}$	$lpha^{-1}$	$lpha^{-1}$
$N_a$	α	α
$C_{\mathrm{ox}}$	α	α
Ion	$\alpha^{-1}$	α
$t_d$	$lpha^{-1}$	$lpha^{-2}$
P	$\alpha^{-3}$	$\alpha^{-1}$





# **HALO** implants

Used to make threshold voltage more constant vs. gate length. Non-uniform channel doping. Reverse short channel effect (RSCE). Overcompensating droop in threshold voltage results in increasing threshold voltage with shorter gate lengths.

Trade-off Ion/Ioff (digital) vs. gain (analog). Halo reduces Ro. DITS (Drain-Induced Threshold Shift)

15/32

#### **Vertical field**

Higher gate channel field pulls carriers closer to the oxide interface.

Degrades effective mobility.

Effective mobility becomes a function of Vgs (mobility reduces with increasing Vgs)

## **Velocity saturation**

Increasing Vds will increase the electric field in the channel. If field is too large, velocity will saturate (vsat =  $10^7$  cm/s).

$$v = \mu_n E \left[\frac{\mathrm{m}}{\mathrm{s}}\right]$$
$$I_D = W C_{\mathrm{ox}} v_{\mathrm{sat}} (V_{\mathrm{GS}} - V_{\mathrm{TH}})$$

17 / 32





Drain induced barrier lowering

Drain voltage (Vd) contributes to inverting the channel, effectively reducing Vth. Increasing current with increasing Vd

19/32

#### **Hot carriers**

Velocity overshoot due to high electric field from source to drain.

Impact ionization near drain, electron hole pair.

Carriers may get trapped in the gate oxide.





22/32

## Gate tunneling current

Thinner gate oxide increases probability of carriers tunneling through the oxide. Also GIDL (Gate induced drain leakage) ...



23 / 32

## **MOSFET device models**

As circuit designers we need to accurately predict circuit performance. Circuit simulators can use much more sophisticated device models than we use for hand calculation and analysis.

As technology scale, models evolve to take new effects into account in order to predict device behaviour with sufficient accuracy.

# Shichman Hodges Model

Also known as a "level 1 model" because of SPICE.

Approximately the simple equations we use for hand analysis of circuits. (Id and capacitance).

Usually not sufficiently accurate, except for several um gate length techology.

25 / 32

# BSIM

Berkeley Short-Channel IGFET Model

BSIM3v3 1995 BSIM4 2000 (currently BSIM4.7.0, 2011)

BSIM4 includes all short channel effects we have discussed. Significantly better Ro prediction (which has been a problem).

### BSIM

Increasing number of non-physical parameters to fit measured device characteristics.

Finding parameters to accurately model devices is challenging.

Currently more than 200 parameters (binning, and several transistor flavours in one process).

27 / 32

#### **Binning and corners**

Different sets of parameters for different device sizes (binning). Simulator selects parameter set automatically.

Different sets of parameters for process corners (FF, SS, FS, SF). Statistical parameters for monte-carlo analysis.

## **EKV model**

Charge-based compact model. Not widespread adoption for simulation, but can be useful for hand analysis.

Possible to extract parameter set e.g. from BSIM parameters supplied by the foundry.

29/32



## Models

Device modeling is difficult. Parameter extraction is difficult. Do not blindly trust models.

Sophisticated device models offer little intuition for design. Square law equations can not be used for design. Instead, chart based design (gm/ld).

Corner simulation also helps robustness against model parameters.

31/32

