

# VHDL ARRAYS

- Signals of the same type.
- "Std\_logic\_array" are array of type "std\_logic" defined in ieee.std\_logic\_1164 package.
- Note that:
  - signal z\_bus : std\_logic\_vector(3 downto 0);
  - signal c\_bus : std\_logic\_vector(0 to 3);
  - z\_bus <= c\_bus;
- This may be correct(?), but the result is:
  - z\_bus(3) gets the c\_bus(0) value,
  - z\_bus(2) gets the c\_bus(1) value,
  - z\_bus(1) gets the c\_bus(2) value,
  - z\_bus(0) gets the c\_bus(3) value.

## MULIDIMENSIONAL ARRAY DECLARATION

- Example declarations:
  - type t\_nibble is array(3 downto 0) of std\_logic;
  - type t\_a\_of\_a is array(7 downto 0) of t\_nibble;
  - type t\_2d\_a is array(5 downto 0, 3 downto 0) of std\_logic;
  - signal mem8x4 : t\_a\_of\_a;
  - signal mem6x4 : t\_2d\_a;
  - signal nibble0, nibble1, nibble2, nibble3, nibble4, nibble5, nibble6, nibble7 : t\_nibble;

# MULIDIMENSIONAL ARRAY USE

- Example use:
  - **single values** : `mem8x4(0)(0) <= '1';`  
`mem6x4(0,0) <= '1';`
  - **aggregates** : `mem8x4 <= (nibble0, nibble1, ... , nibble7);`  
`mem6x4 <= (nibble0, nibble1, ... , nibble5);`  
  
`mem8x4 <= (others => nibble0);`  
`mem6x4 <= (others => nibble5);`  
  
`mem8x4 <= (others => (others => '0'));`  
`mem6x4 <= (others => (others => '1'));`