Deadline for confirmation to attend …

Deadline for confirmation to attend the course is Monday 30.8, either by attending the lecture that day or by email to Bernhard! This is necessary for organizing the lab! Those who have already signed up for the VHDL/FPGA lab do not need to take any further action.