6 Nov 2011 /TBS

FYS4220 / 9220

RT-lab no 3 - 2011

MIDAS M5000 SBC and VME

1 Scope of the exercise

This purpose of RT-lab 3 twofold:

- 1) A first order introduction to a Single Board Computer, the MIDAS M5000;
- 2) An example of communication with a VME module from the M5000.

For FYS9220 students an additional task is added, see end of document.

1.1 MIDAS M5000

The M5000 is a Single Board Computer (SBC) in VME format with the PPC440 processor. The MIDAS M5000 family is a product from the company VMETRO for the professional signal processing market, in particular military, which is also reflected by the price. VMETRO was bought in 2009 by the US Company Curtiss Wright¹. See also <u>http://www.cwcembedded.com</u>



Figure 1 The MIDAS M5000 – VME version. Two PMCs can be mounted on the 2x4 PCI connectors.

¹ Yes, the name Wright is related to the brothers who invented and build the world's first successful airplane and making the first controlled, powered and sustained heavier-than-air human flight, on December 17, 1903



Figure 2 MIDAS M5000 main features

The on-board interconnection busses are via four PCI segments. The Universe chip bridges one PCI bus to VMEbus.

4.1 Introduction



1.1.1 The Universe PCI-to-VMEbus Bridge

The block diagram is shown in Figure 4 and the data flow diagram in Figure 5.



Figure 4 Block diagram of Universe PCI-VMEbus bridge



Figure 5 Data Flow diagram

Altogether 8 VME Slave images and 8 PCI slave images can be defined. Each VME Slave image opens a window to the resources of the PCI bus and, through its specific attributes, allows the user to control the type of access to those resources. Correspondingly, a PCI Slave image opens a window for VMEbus Master operations.

For more information on the Universe registers it is referred to the documentation.

2 The VxWorks BSP for MIDAS M5000

The M5000 BSP uses the PPC440 MMU (Memory Management Unit) for virtual addressing. The address map is shown in Figure 6.

At boot time some default mapping is set up; see Figure 7 (from RTlab-1).

The BSP contains a large number of system calls, only those relevant for VME access is commented here. For a deep pleasure of understanding the complete spectrum of BSP functions it is referred to the documentation.

1.3 M5xxx Address Maps and Address Space Mapping

The address map layouts (CPU and PCI) for the M5xxx BSP implementation are as follows. These maps are shown as supported with the default PCI auto-configuration. Manual PCI configuration is not currently supported by the M5xxx BSP. A detailed look at PCI address space assignment is given in the section of PCI bus layout.

Address range	Resource Mapped	Mapped by					
0x0000000-0x0dffffff	Cached System SDRAM access	MMU TLB Entry					
0x0e000000-0x0fffffff ^{ab}	Non-cached System SDRAM access	MMU TLB Entry					
0x1000000-0xbffffffff	PCI outbound translation window	MMU TLB Entry with prefetch					
0xc0000000-0xefffffff ^c	PCI outbound translation window	MMU TLB Entry without prefetch					
0xf000000-0xf0fffff	Internal CPU Peripherals	MMU TLB Entry					
0xfl00000-0xflfffff	120	MMU TLB Entry					
0xf2000000-0xf2ffffff	SRAM	MMU TLB Entry					
0xf3000000-0xf4ffffff	FLASH memory (cached)	MMU TLB Entry					
0xf5000000-0xf5ffffff	PLD	MMU TLB Entry					
0xf8000000-0xfbffffff	PCI I/O outbound	MMU TLB Entry					
0xfc000000-0xfdfffff	Not mapped-available	-					
0xfd000000-0xfdfffff	PCI-X bridge	MMU TLB Entry					
0xfe000000-0xfffffff	FLASH memory (non-cached)	MMU TLBEntry					
a. The cached and non-cached regions access the same physical SDRAM.							
b. User configurabl	e through NONCACHEABLE MEMORY SIZE						

c. User configurable through PCI_MASTER_PREFETCHABLE_POOL_SIZE

Regions marked "Not mapped--available" can provide addressing to PCIbus resources. To enable access to these regions, the PPC440GX MMU must be initialized appropriately. This is done by adding entries to the sysStaticTlbDesc[] array found in sysLib.c. See the sysStaticTlbDesc[] array in "sysLib.c" for more details.





Figure 7 Universe bridge VME A32/A23/A16 configuring at boot time

An overview of the access of VME address space is shown in Figure 8.



Figure 8 VME Access Configuration

To access a VMEbus location there are three actions to be taken:

- 1. Set up a PCI Slave image with **uniPciSlaveImageSet**, Figure 9.
- 2. Map to the VME address space with sysBusToLocalAdrs, Figure 10.
- 3. By now one shall have a pointer to the VME base address, and a VME address is accessed by a pointer operation.

In other words, a piece of cake!

Instead of accessing individual VME addresses one can set up a DMA transfer. By using the linked list feature of Universe a sequence of DMA transfers can be defined.

Synopsis	STATUS uniPciSlaveImageSet							
	(
	int image,							
	UINT32 pciBase,							
	UINT32 vmeBase,							
	UINT32 size,							
	UINT32 pciAddrSpace,							
	UINT32 vmeAmCode,							
	UINT32 vmeDataWidth,							
	BOOL postedWrites							
)							
	image - the Universe PCI slave image number, from 0 - 7							
	pciBase - the PCI base address of the window							
	vmeBase - the VME base address of the window							
	size - the size of the window in bytes							
	<pre>pciAddrSpace - the PCI address space. The value can be either UNI_PCI_MEMORY_SPACE (0), UNI_PCI_IO_SPACE (1), or UNI_PCI_CFG_SPACE (2).</pre>							
	vmeAmCode - the VME AM code; specifying a "block" type AM code also implies that the similar AM code corresponding to "single" cycles will also be supported by the window.							
	<pre>vmeDataWidth - the data width supported by the window. The value can be either UNI_VMEBUS_DATAWIDTH_8 (0), UNI_VMEBUS_DATAWIDTH_16 (1), UNI_VMEBUS_DATAWIDTH_32 (2), or UNI_VMEBUS_DATAWIDTH_64 (3)</pre>							
	${\tt postedWrites}$ - whether the window allows posted (cached) writes. The value should be either TRUE (1) or FALSE (0).							
Description	This function is used to configure a Universe PCI slave image. This allows the M5xxx to act as a VMI master and read/write to other VMEbus devices configured as VME slaves.							





Figure 10 Mapping to a VME bus address

How does one specify the actual PCI Slave Image for **sysBusToLocalAdrs** ? Good question, because it is not described in the documentation as far as I can see.

The answer is that the routine selects the first Slave Image, starting from no. 0, which matches the VMEbus AM code! Therefore one must configure a PCI Slave Image if none of the default settings do not match. From the printout in RTlab-3 one observes that PCI Slave Images 0, 1 and 2 are set up at boot time with data width D32 and AM (Address Modifier) code 2d, 3d and 0d, respectively.

3 RTIab-3.c

The source code is written for a module (TSVME) which is an interface for the HP-IB instrumentation bus. However, what is relevant for this exercise is that the module contains two memory blocks, a ROM and a RAM.

The base address bits 23-16 is set up by switches to 0xF00000.

The code should be self-explanatory. The module is accessed by A24 and D8.

Disclaimer: do not use this source; download it from the FYS4220 web.

/* RTlab-3.c - FYS4220 2011 */ /* B. Skaali copyright */ #define VXWORKS #define M5000 #include <vxworks.h> #include <taskLib.h> #include <pci.h> #include <sysLib.h> #include <MidasPciLib.h> #include <pciConfigLib.h> #include <uniLib.h> #include <sysVme.h> #include <vme.h> #include <uniDmaLib.h> #include "stdio.h" unilmageShow(); void /* Pci slave image 1 default mapping */ UINT32 pciBase1d = 0xD1000000, vmeBase1d = 0x00000000, size1d = 0x01000000,pciAddrSpace1d = UNI_PCI_MEMORY_SPACE, vmeAmCode1d = VME_AM_STD_SUP_DATA, vmeDataWidth1d = UNI_VMEBUS_DATAWIDTH_32; postedWrites1d = TRUE; BOOL typedef struct VME_PCISLAVE_INFO { UINT pci_base_adr; UINT vme_base_adr; UINT vme_size; UINT pci_addr_space; UINT vme_am_code; UINT vme_data_width; BOOL posted_writes; } VME_PCISLAVE_INFO; /* some handy routines */ UINT32 swapendian (UINT32 val) { return (((0xff000000 & val)>>24) + ((0x00ff0000 & val)>>8) + ((0x0000ff00 & val)<<8)

+ ((0x00000ff & val)<<24)); } UINT32 bitfield (UINT32 val, UINT32 mask, int shift) { return ((swapendian(val) & mask) >> shift); } /* PciSlave stuff */ STATUS PciSlaveImage1Set(VME_PCISLAVE_INFO *info) { int image = 1; if (uniPciSlaveImageSet (image, info->pci base adr. info->vme_base_adr, info->vme_size, info->pci_addr_space, info->vme_am_code, info->vme_data_width, info->posted_writes) == ERROR) return ERROR; return OK: } STATUS PciSlaveImage1Default() { int image = 1; if (uniPciSlaveImageSet (image, pciBase1d, vmeBase1d, size1d, pciAddrSpace1d, vmeAmCode1d, vmeDataWidth1d, postedWrites1d) == ERROR) return ERROR; return OK; } /* TSVME module base addresses for RAM, ROM and jumper setting */ #define TSVME_RAM 0x8000; #define TSVME_ROM 0xC000; #define TSVME_BADR 0x00F00000; UINT32 TSVMEadroffRAM = TSVME_RAM; UINT32 TSVMEadroffROM = TSVME ROM; STATUS tsvme() { uint32_t vmePtr; uint32_t vmeAdr; int off. /* set up PCI Slave image for the TSVME module */ VME_PCISLAVE_INFO pci_slave_image; VME_PCISLAVE_INFO *pinfo = &pci_slave_image; 0xD1000000; pci_slave_image.pci_base_adr = 0x0000000; pci_slave_image.vme_base_adr = pci_slave_image.vme_size = 0x0100000; pci_slave_image.pci_addr_space = UNI_PCI_MEMORY_SPACE; VME_AM_STD_SUP_DATA; pci_slave_image.vme_am_code = /* 0x3d */ pci_slave_image.vme_data_width = UNI_VMEBUS_DATAWIDTH_8; pci_slave_image.posted_writes = TRUE; /* show PciSlave mapping before and after setup */ printf("===>uniImageShow before remapping\n"), unilmageShow(); printf("\n"); if (PciSlaveImage1Set(pinfo) == ERROR) return ERROR; printf("===> unilmageShow after re-mapping of PciSlave 1\n"); uniImageShow(); printf("\n"); /* map from TSVME A24 jumper base address with pointer arithmetic for RAM/ROM acccess */ vmeAdr = TSVME_BADR; if (sysBusToLocalAdrs(VME_AM_STD_SUP_DATA, (char*)vmeAdr, (void**)&vmePtr) == ERROR) { printf("TSVME: could not translate the VME address, check AM value\n"); PciSlaveImage1Default();

```
return ERROR;
}
printf("TSVME base address 0x%x is mapped to local BSP address 0x%x\n", vmeAdr, vmePtr);
printf("\nDumping start of TSVME ROM\n");
for(off=0; off<0x40; ++off)
{
          if (off%16 == 0) printf("0x%6x", vmeAdr + TSVMEadroffROM + off);
          printf(" %02x", *((unsigned char*)vmePtr + TSVMEadroffROM + off));
          if (off%16==15) printf("\n");
}
printf("\nWriting to TSVME RAM with readback\n");
---- your job to fill in this code ----
/* set PciSlaveImage 1 back to default setting */
if (PciSlaveImage1Default() == ERROR) return ERROR;
printf("\n");
return OK;
```

```
}
```

4 M5000 target for Workbench

A VxWorks target "**tgt_192.168.0.12**" is defined on both lab PCs. However, the M5000 must be booted via COM1 terminal on PC-2, see RTlab-1.

Note, only one Workbench user can be connected at a time. If your neighbor insists on using the target then disconnect and wish her good luck.

A project must be built for PPC440sfgnu.

4.1 Additional header files for M5000

These files are not contained in the default header directory. This is signaled as shown in Figure 11.

Use the Add Folder command to include the directories shown in Figure 12, and move the three additional paths **up** to the top, see Figure 13.

🧐 Generate Include Search Paths	
Configure the Include Search Path Add and remove folders to the Include Search Path and define their	
<pre>Found 5 Unresolved Include Directives: </pre>	Resolve Resolve All Show in Editor
Include Search Paths The search Paths (WIND_BASE)/target/h \$(WIND_BASE)/target/h/wrn/coreip	Add Folder Up Down Remove Show in Editor
< Back Next > Finish	Cancel

Figure 11 Include Search Paths for MIDAS M5000 BSP

🧐 Generate Include Search Paths	
Configure the Include Search Path	
Add and remove folders to the Include Search Path and define their ordering. 'Resolve All' will do its best to calculate a search path for you.	
Found 0 Unresolved Include Directives:	
	Resolve
	Resolve All
	Show in Editor
Include Search Paths	
(WIND_BASE)/target/h (WIND_BASE)/target/h (WIND_BASE)/target/h	Add Folder
\$(WIND_SASE)/target/n/wn/coreip \$(WIND_BASE)/target/config/m5000-bsp2.0-r2.0/mdrv/include	Up
\$(WIND_BASE)/target/h/drv/pci \$(WIND_BASE)/target/config/m5000-bsp2.0-r2.0	Down
	Remove
	Show in Editor
< Back Next > Finish	Cancel

Figure 12 Add Include folders

🥸 Generate Include Search Paths	
Configure the Include Search Path	10
Add and remove folders to the Include Search Path and define their ordering. 'Resolve All' will do its best to calculate a search path for you.	
Found 0 Unresolved Include Directives:	
	Resolve
	Resolve All
	Show in Editor
	J
Include Search Paths	
⊕ (WIND_BASE)/target/config/m5000-bsp2.0-r2.0 ⊕ \$(WIND_BASE)/target/config/m5000-bsp2.0-r2.0/mdrv/include	Add Folder
(WIND_BASE)/target/h/drv/pci (WIND_BASE)/target/h	Up
<pre>\$(WIND_BASE)/target/h/wrn/coreip</pre>	Down
	Remove
	Show in Editor
]
< Back Next > Finish	Cancel

Figure 13 Include Search Paths after re-organization

4.2 Success!

A working RTlab-3 program should present output something like Figure 14.

en te	gt_19	92.1	68.0	.12	₽fys	lab	sci	-02	2 - 1	los	t S	hel	l					- 🗆	×
-> tsu -> tsu ===>ur Un iver Image	vme nilmak rse Pi Type	aeSho CI sl	w ber lave al	fore image PCI	rema es (l Base	PE n ME ME	g aste Ba	er se	wind	dows	:):	VMER	am.	PWEN	VDW				•
Ø 1 2	MEM MEM MEM	d200 d100 c000	00000 00000 00000	d200 d100 c000		000	000 000 000	30 30	000 010 110	1000	30	2d 2d 3d		Y Y Y	322 322 322				
Un iver Image	rse VI Type	1Esl Loca	lave al	PCI	≥s (F	YCI M VME	ast:	er 	win Siz	dows e	5): 	VMER	M	codes	PWEN	PREN	LD64	LRMW	
5	MEM	0000	90000	0000	90006	000	000	90	100	9996	30	Ø9 ()a	0d 0e	Ŷ	Y	И	М	
===> u Univer Image	iniIm cse P(Type	ageSh CI sl Loca	lave al	fter image PCI	re-n s (l Base	ME M	ng asti Bat	of er se	Poi win Siz	Slav dows e	/e 5):	1 VMER	M	PWEN	VDW				
Ø12	MEM MEM MEM	d200 d100 c000	00000 00000 00000	d200 d100 c000	30000 30000 30000	000 000 000	000 000 000	90 90	000 010 110	1000 0000 0000	30	2d 300 00		Ŷ	32 82 32				
Un iver Image	rse VI Type	1E sl Loca	lave al	image PCI	25 (F	CI M	ast	er	win Siz	dows e	5): 	VMER	M	codes	PWEN	PREN	LD64	LRMW	
5	MEM	0000	30000	0000	30006	000	000	90	100	9996	30	Ø9 Ø	ða	0d 0e	Y	Y	н	Ν	
TSUME	base	addr	ess (3xf00	3000	is m	арри	ed	to	loca	эl	BSP	ad	dress	0xd1	F00000	3		
Dumpin ØxfØc0 ØxfØc0 ØxfØc0 ØxfØc0	19 st 200 60 200 60 200 60	art 0 0 00 4 45 0 00 7 00	f TSI 00 10 95 fc 00 cl 00 10	UME 6 00 00 00 00 00 00 00 00 00 00 00 00 00	000 000 000 000 000 000 000	5 80 00 00 10 10 10 10 10 10 10 10 10 10 10	56 467 08	31 75 00 2 a	2e 61 00	30000 30000	47 54 3f	tacad	ff 00 36 6	42140 60					
Writin 0xf080 0xf080 0xf080 0xf080	10 to 10 0 10 10 10 20 20 20 330 30	TSUN 01 01 01 11 021 031	1E RAI 102 00 122 20 222 20 32	1 wi1 04 144 24	h re 0551 2553	adba 16 Ø7 6 17 6 27 6 37	ck 1888 1888	Ø9 199 29	0a 1a 2a 3a	0100 1000	Øc 10 20 30	Ød 1200	0e 1e 2e 3e	0f 1f 2f					
value ->	= 0 :	= 0x0	3																•

Figure 14 Output from RTlab-3.c with RAM write and read back implemented

4.3 Logic state analyzer

The activity on the VMEbus can be displayed by means of a connected LSA in timing mode, see instructions on the LSA. Bus analyzers are very useful for debugging.

5 Add-on for FYS9220 students – DMA transfers

Using RTlab-3.c as basis, allocate a PCI address area with **cacheDmaMalloc(size)**, fill it with some intelligent information, DMA transfer it to the TSVME RAM, read it back and compare.

STATUS uniDmaLibInit()	seems that it shall be called without parameters
STATUS uniDmaDirect(.) execute a DMA transfer according to the parameters.
	PCI and VME start addresses are mapped with
	sysBusToLocalAdrs(). The PCI address area is allocated
	with cacheDmaMalloc(size), which defines a cache safe
	safe buffer, see BSP User Guide p. 29.

One can also set up a chained DMA list between the same memories using the BSP functions **uniDmaChainCmdPktCreate()** and **uniDmaChain()**.

Note!

DMA functions use the library uniDmaLib.o. Download the library to the target from

C:/WindRiver/vxworks-6.2/target/config/m5000-bsp2.0-r2.0/mdrv/lib