Design and manufacturing of a flow rate sensor step-by-step SensoNor Multi-Project-Wafer process

- Principle of flow sensor
- Step-by-step:
- Lithographic mask layout
- Manufacturing processes associated with mask layers





The world's leading manufacturing line for tire sensors is used for production of the flow sensor





foundry produces a micro-fluidic element for the first time



Also: production process for silicon pressure sensor





From Maluf

54.7 + SINTEF +SensoNor



Bulk Silicon Micro machining





TRONIC'S



SensoNor







Surface Micromachining





Sandia



TRONIC'S





Nanofabrication

Two ways to fabricate nanostructures:

<u>Top-down</u> <u>carve out surface/thin films</u> <u>to produce nanostructures</u>

Bottom-up assemble atoms or molecules



nanotube



MICROTECHNOLOGY



Front page: Scientific American, september 2001 NANOTECNOLOGY



New Micro Flow Rate Sensor for Standardized Industrial Production



Microsystems and Nanotechnology SINTEF Information and Communication Technology



Electronics and Cybernetics

The miniature flow rate sensor can be used in diverse applications

Safety check of implanted medicine pumps



Reagent flow rates in micro reactor for PET radioactive isotopes



Measuring flow rates of enzymes into bacteria analysis chip



Monitoring the dosing of medicine



Design of sensor

- Inlet/Outlet: through etch top/bottom glas
- Flow channels: etch in glass, RIE-etch in silicon
- Pressure sensor: anisotropic etched membrane with piezoresistive Wheatstone bridge
- Diode:
 p and n implants in the substrate





Volum-strømningsmåler

- Applikasjoner: Dosering, tilføring av reagenter, måle flow gjennom analysesystem
- Væskestrøm gjennom brikken
- Glass-silisium-glass brikke
- Laminær strøm, lave Re tall
- Differensiell trykksensor (membran + piezomotstander)
- Trang kanal med trykkfall, Pouseille strøm
- Trykkfall ~ 100 -200 Pa

SINTEF

Integrert temperaturmåler





Kanal: 800x1500x10 μm
 Flow rate 2 μl/min

$$\Delta p = \frac{12 \cdot \eta \cdot l \cdot Q}{w \cdot h^3}$$

The new design suggests a low-noise, mechanically robust flow sensor





Determine dimensions: Flow simulations

Finite volume simulations of flow field (CFDRC)





Pressure sensor: Thin circular membrane embedded in a thicker square membrane







Determine dimensions: elastic/mechanical simulations



top, top view. Right 1 bar pressure from the bottom, bottom view. Only $\frac{1}{4}$ of the membrane is simulated. The stress shown is the von Mises stress in MPa.



Stress at edge of membrane





Flow sensor based on two pressure sensors





Electronics and Cybernetics

Production processes for bulk micromechanical devices

 <u>Semiconductor integrated circuits</u> <u>processes</u>
 (e.g. oxidation, implantation, metal deposition)

<u>Silicon etching:</u>
 Anisotropic
 Isotropic
 Wet

Dry

• Glass etch:

Isotropic

 <u>Wafer bonding</u>
 Glass wafer + silicon wafer (anodic bonding)
 Silcon wafer + silicon wafer (fusion bonding)





Mask drawing and production

Draw mask layers

- Some process steps need masks, some do not
- Send design to mask manufacturer
- Get back fused silica (amorphous quartz) plates
- Pattern in chromium layer





Design of mask layers

Differential pressure sensor





Overview of SensoNor MPW process





Cubic crystal

Definition of directions and planes in crystals

Miller indices

- Direction [100]
- Equivalent directions <100>
- Plane perpendicular to this direction (100)
- Equivalent planes {100}



re 3.1. Illustrating the different major crystal planes for a simple cubic lattice of atoms.



Cubic Lattices

Face centred cubic lattice



 Silicon: <u>Two</u> face centred cubic lattices. Two atoms per basis



Colorado University



Silicon crystal structure

- Silicon: Face centred cubic
- + second shifted lattice The second lattice is displaced one quarter along the body diagonal

(silicon has diamond structure)

- Covalent bonds
- (111) planes highest atom density
- silicon atoms in (111) plane bonded to three atoms under plane, one over plane
- silicon atoms in (100) and (110) planes bonded to two atoms below and two atoms over plane





Silicon wafers

Flats define crystal orientation and doping



Primary and secondary wafer flats are used to identify orientation and type.

Important in micromachining because of :

- Wet silicon etch
- Piezoresistors





Oxidation

- Start with p-type 100, 400 μm thick wafers
- "Glass" layer covering silicon wafer
- Silicon dioxide SiO₂
- Protection or dielectric or space

- Tube furnaces: 850-1150 °C
- Dry oxidation: Pure O₂
- Wet oxidation: Water vapour



Figure 3.4. Thermal oxidation consumes some of the wafer thickness. Only 54% of the final oxide thickness appears as a net increase in wafer thickness. The remaining 46% appears as a conversion of silicon to oxide within the original wafer.





Oxidation, Deal-Grove model

Deal-Grove model of layer thickness/time:

$$x_{f} = 0.5 \left[A_{DG} \sqrt{1 + \frac{4B_{DG}}{A^{2}_{DG}}(t + \tau_{DG})} - 1 \right]$$

Reaction limited at thin oxide layers Diffusion limited at thicker oxide layers, oxygen diffuses through oxide



• Calculated dry O₂ oxidation rates using Deal Grove.



NOWEL mask (N-well)

- First mask: Drawn areas define
 - non-phosphorousimplanted areas (Straight polarity)
- Covered by resist/oxide
- Defines thin membranes (2 μm), through etch (RIE) areas, and substrate contact







Optical lithography





Figure 3.13. Illustrating contact or proximity photolithography.





Photolithography (positive resist)







Doping (Chapter 3.2.5)

Boron doping of silicon: charge carriers "HOLES", p-type

Phosphorous/Arsenic doping of silicon: charge carriers conductor

"ELECTRONS", n-type

Ion implantation

- Particle accelerator shoots a beam of dopant atoms directly into the wafer
 - Calculate energy/depth of dopant atoms in advance



Figure 3.6. Projected ranges of ions implanted into silicon (redrawn from [7]).



igure 3.7. Illustrating the use of a photoresist mask to keep the implant from reaching the ilicon in selected regions.



Implantation or gas doping + diffusion

- Deposition
- Dose [atoms/cm²]
- Annealing or
- Drive-in





Drive-in diffusion of implanted atoms

- High temperature (1000-1150°C)
- Flux of dopants from regions of high concentration to regions of lower concentration
- Sharp dopant profile at time t=0, gaussian profile after time t:

$$N(x,t) = \frac{Q}{\sqrt{\pi D}t} e^{-\left[\frac{x^2}{4Dt}\right]}$$

Junction depth:

Depth at which the concentration of doped atoms equals the background concentration of the wafer Example 2.2

An n-type substrate with a background doping $N_D = 10^{15}$ cm⁻³ is doped by ion implantation with a dose of boron atoms Q of 10^{15} cm⁻², located very close to the surface of the silicon. The wafer is then annealed at 1100°C. How long should the drive-in anneal be to achieve a junction depth of 2 μ m? What is the surface concentration that results?



Solution: Since the equation relating junction depth to diffusion time is transcendental and cannot be algebraically inverted, one can either plot x_j vs. t and read off the required time, or use an iterative numerical solution of the transcendental equation. The graph is shown above, with the result that the anneal time is 10^4 seconds, or 2.8 hours. The surface concentration is found by substituting this value for t into Eq. 3.8, and evaluating N(0, 2.8 hr). The result is $1.8 \times 10^{19} \text{ cm}^{-3}$.



BUCON mask (boron doped buried conductors)

- Used for conductors into hermetically sealed cavities, conductors, connection
- Drawn areas define pattern of buried conductors (reverse polarity)







Electronics (Chapter 14.1 - 14.4) Doped resistors

Define a p-type circuit in a n-type wafer

n-type wafer must be at positive potential relative to the p-type circuit

Reverse biased diode \rightarrow no current between circuit and wafer/substrate









P-type electric circuit patterned in surface of n-type silicon wafer



Metal lines on top of p-type doping are visible


Epitaxial silicon layer (2µm tick)

- Single crystalline silicon grown on top of silicon (with doped patterns)
- Silane (SiH₄)
- The underlying silicon serve as template for the deposited material to develop an extension of the single crystal
- Chemical vapor deposition CVD
- Precursor material in heated furnace/plasma
- Chemical reaction on surface of silicon wafer: Deposition
- LPCVD : Low Pressure CVD
- PECVD: Plasma Enhanced CVD, deposition in a glow-discharge plasma (lower temperatures < 400 C)</p>



Buried Piezo-resistors

- Buried under epitaxial silicon layer
- Used for long-term stability
- Sheet resistivity ca. 500 Ω/
- Used in 18-23 μm membrane





Thin film deposition

- Chemical Vapor Deposition
- LPCVD (low pressure CVD) temperatures in range 500-850 C
- PECVD (plasma enhanced CVD) temperatures below 400 C
- POLYSILICON
- Epitaxial silicon (slow deposition rate)





Chemical vapor deposition CVD

- Silicon films : Silane (SiH₄)
- Nitride films: Diclorosilane + ammonia

LPCVD

- Low pressure chemical vapor deposition
- High temperatures (500-850 C)

PECVD

- Plasma enhanched chemical vapor deposition
- Low temperatures (to 40 C)





SINTEF's requirements for PECVD

Deposition Requirements

SiN	SINTEF	Reactor type: ICP
temperature		< 200°C
Dep rate		> 500 Å/min
refractive index		$2,0 \pm 0,2$
dielectric strenght		> 5mV/cm
Uniformity		< ± 5%
throughput	> 10 wfr/hr	ОК
film thickness	1000 Å	
resistivity		> 10 ¹⁴ Ohm.cm
Wet etch rate (BHF)		< 350 Å/min
comments		BHFetch:
		NH₄F: HF 87,5: 12,5

SiO ₂	SINTEF	Reactor type: ICP
temperature		< 200°C
Dep rate		> 600 Å/min
refractive index		1,46 ± 0,02
dielectric strenght		
Uniformity		< ± 5%
throughput	> 10 wfr/hr	OK
film thickness	1000 Å	
resistivity		
Wet Petch rate		< 300 Å/min
comments		Petch:
		40%HF: 70%HNO ₃ : 60%H ₂ O



TIKOX mask (thick oxide)

- Drawn areas define pattern of thick 4000 Å passivation oxide
- Used to isolate buried conductors and crossing metal lines, reduces spiking
 Grow thin oxide 1000 Å afterv





SUCON mask (boron doped surface conductor)

- Drawn areas define pattern of the surface conductors
- Used as vertical connection to BUCON and conductors to surface resistors







SURES-mask (boron doped surface resistors)

- Drawn areas define pattern of the surface resistors
- Used as piezo-resistors for stress detection in thin membrane
 Lower p-doping concentration than conductors





Surface Piezo-resistors

- Diffused into epi-layer surface
- Offers highest sensitivity
- Sheet resistivity ca. 800 Ω/
- Particularly suited on thin springs





Pressure Sensor with large measurement range

- Measure mPa (up to 1 Bar)
- Piezoresistive pressure sensor for gas-sensor applications
- Problem: piezoresistive element measures stress, stress will eventually break structure
- Solution: stress at low pressures will be relaxed at higher pressures due to smart design.



Pressure sensors manufactured in Multi-Project Wafer process



Layer NOSUR (phosp. doping in clear area)

- Drawn areas define pattern of the not implanted areas
- Used for high doping of n-contacts, passivation of buried conductors cross
 -ing anodic bonding areas





Electronics and Cybernetics

COHOL mask (oxide etch)

- Drawn areas define the contact holes
- Used for electrical connection between metal and SUCON







MCOND-mask

- Drawn areas define the pattern of Aluminium wiring and bond pads
- Used for conductors in glass cavities and bond pads; in combination with BUCON and SUCON







Physical vapor deposition PVD

- Sputtering
 - Plasma (argon ionized in glow discharge)
 - Ions accelerated by electric field
 - Atoms from target knocked out
 - Deposit of target material on substrate
- High deposition ratesMetallisation





BETCH mask

- Drawn areas define the mask opening for the anisotropic backside etch
- Used for membrane, and through etch







Våt anisotrop ets





Isotropic vs anisotropic etch





Silicon Etching

Crystallographic etching





Silicon Etching

(111) planes

(111) planes etch the slowest, tend to be cleavage planes





Silicon Etching

Masking

- assume bulk crystalline (100) silicon substrate combined with anisotropic etch
 - results in pyramidal shape
- bounding (111) planes can be reached using a variety of mask shapos
 - aquare mask opening, (100) wafer orientation, side of square is aligned to the (110) flat
 - what happens if you use a <u>circular</u> mask opening?
 - undercutting of the mask occurs until the (111) planes are reached
 - still forms a pyramidal pit!





TMAH etch of silicon (100)

























Electronics and Cybernetics

KOH Etching

```
Etch Rate
(110) > (100) > (111)
(100) > (110) > (111) w/ IPA
```

Varies with Temperature and Concentration (see appendix C in Madou)

$$R = k_0 [H_2 O]^4 [KOH]^{\frac{1}{4}} e^{-\frac{E_a}{kT}}$$





BETCH mask electrochemical etch stop

• Layer BETCH: Seen in the cross section view: The size of the backside etched membranes has to be calculated with the etch calculator





NOBOA mask

- Drawn areas define the area where oxide is left
- Used for definition of the anodic bonding area (area without oxide)







RETCH mask

- Drawn areas define the RIE etched area
- Used for definition of recess etch and through etch







Feature 5: Dry Release Etch

- Allows shallow channels in silicon surface
- Allows moving structures
- Allows fluid flow through wafer
- Through epi-thick membranes only (3μm)







Dry silicon etch



Bosch process -photography by Alcatel

Plasma assisted etching

- Simultaneous chemical reaction and physical directional bombardment etching
- Vertical (or controlled) walls
- Deep RIE
- Alternating:
- Etch of surface (SF₆)
- Deposition of polymer (C₄ F₈)



Alcatel AMS 200

- Production Tool
- Etch rates up to 20 µm/min
- Uniformity < ±5%</p>
- ICP High Density Source
- Chuck: ESC or mechanical clamp
- Wafer sizes: 100 200 mm
- Dry Pumping Package





Alcatel's Silicon Etch Processes

1 Process chamber

3 Process Regimes







Continuous

Low Temperature

Room Temperature



Electronics and Cybernetics



- 2 ICP Etch systems
 - ♦ SiN
 - ♦ SiO₂
 - Polysilicon
 - ♦ Si
 - ♦ AI

- 1 ICP PECVD system
- ♦ SiN
- ♦ SiO₂
- Development (collaboration)



Electronics and Cybernetics

TOGE mask

- Drawn areas define the mask opening on the top glass facing the chip
- Used for channels, cavitie part of through etch



Top Glass

- Single-sided structuring of top glass for:
- reference cavity formation
- bond-pad area
- allow movement of structures
- gas/fluid channels





Glass etch

- Glass etch: Cross section
- Isotropic glass etch causes a large underetch, which has to be considered in design





TOGEF mask

- Drawn areas define the mask opening of the isotropically etched top glass on the top side
- Used for through etch of top glass





BOGEF mask

- Drawn areas define the mask opening on the bottom glass facing the chip
- Used for channels, cavities, upper part of through etch





BOGEB mask

- Drawn areas define the mask opening of the isotropically etched bottom glass on the bottom side
- Used for through etch




Anodic bonding

- Bonding of silicon wafer to glass wafer
- Form 3d structures
- Clean silicon and glass wafers are brought in contact
- A voltage drop is applied across the wafers: Silicon at positive voltage
- Temperature is at about 400 °C
- Ion migration (Na+) in glass results in a strong electric field across the interface between wafers
- Wafers are pulled together
- Strong bond between wafers



Figure 3.12. Apparatus for anodic bonding of silicon to glass.



Anodisk bonding





All layers

Check again whether they are drawn according the *layout rules* and the *design limitations*!!







Measured flow rate

Stepper syringe pump







PZT piezoelektrisk aktuering



Cantilever beam, l = 0.5-5 mm Resonance frequency: 3-15 kHz PZT active layer thickness: 0.1 µm

Nicolas Lecerf, Turid Worren, SINTEF materialteknologi, Frode Tyholt SMV



Surface micromachining

- Silicon substrate (not micromachined)
- Sacrificial layers
- Structural layers
- Problem: Sticking (Stiction)









Process example:

From silicon wafer to wafer with channels

Draw pattern with layout tool Transfer pattern to glass/quartz plate (mask)

Grow oxide on silicon wafer Cover wafer with resist Photolithography: Transfer mask pattern to wafer

Remove resist in illuminated areas Remove oxide in illuminated areas Remove remaining resist from wafer Etch grooves in silicon in areas not covered by oxide Result: Channels in silicon wafer







Fusion bonding

- Bonding of two (or more) silicon wafers
- Form 3-d structures
- Bring clean wafers with hydrophilic surfaces in close contact
- Hydrogen bonds are formed
- Heat wafers to eg. 1150 °C for two hours
- Seal between wafers becomes as strong as silicon crystal itself
- Due to high temperature is fusion bonding not suitable for wafers with electronic circuits









Figure 3.10. When one of the wafers has an oxide on its surface, the resulting structure is a thin film of silicon on insulating oxide. This type of structure is called silicon-on-insulator, or SOI.



Figure 3.11. Illustrating the fabrication of a piezoresistive pressure sensor using wafer bonding.

Fusion bonding applications

- All-silicon structures:
- High temperatures (no glass)
- 3-D structures in silicon
- Metal deposition and patterning must be done after fusion bonding process



