```
entity XXX is
  port (Clock : in Std_logic;
  Reset : in Std_logic;
  Enable: in Std_logic;
  Load : in Std_logic;
  Mode : in Std_logic;
  Data : in Std_logic_vector(7 downto 0);
  X : out Std_logic_vector(7 downto 0));
end;
```

Enable	Load	Mode	Х
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

TASK

Fill in what X is based on the input signals (in the table)

How many FF's are created here?

What type of circuit is this / What does it do?

```
architecture prioritized of XXX is
  signal Q: Unsigned(7 downto 0);
begin
  process (Clock, Reset)
    constant decade max : Unsigned(3 downto 0) := "1001";
    constant zero nibble : Unsigned(3 downto 0) := "0000";
    constant zero byte : Unsigned(7 downto 0) := "000000000";
    variable next Q : Unsigned(Q'range);
  begin
    next Q := Q + \mathbf{1};
    if (Mode = '1') then
      if (Q(3 downto 0)) = decade max then
        next Q(3 downto 0) := zero nibble;
        next Q(7 \text{ downto } 4) := Q(7 \text{ downto } 4) + 1;
        if Q(7 downto 4) = decade max then
          next Q(7 downto 4) := zero nibble;
        end if :
      end if:
    end if:
    next Q := Unsigned(Data) when not Load;
    next Q := Q when Enable;
    Q <= zero byte when not reset else next Q when rising_edge(Clock);
  end process;
 X <= Std logic vector(Q);</pre>
end;
```