

IN3160 FPGA circuit technologies and configuration





Outline

- Circuit technologies
- FPGA configuration
- Case study: Mars Rover

The difference between a microprocessor and programmable logic

- A micro processor is programmed with instructions (which are stored in RAM/ROM)
- A programmable logic circuit is programmed by a circuit description
- A programmable circuit consist of configurable blocks of logic and configurable connections between these block

UiO Department of Informatics

University of Oslo



University of Oslo

Circuit technologies

Feature	SRAM	Antifuse	E2PROM / FLASH			
Technology node	State-of-the-art	One or more generations behind	One or more generations behind			
Reprogrammable	Yes (in system)	No	Yes (in-system or offline)			
Reprogramming speed (inc. erasing)	Fast		3x slower than SRAM			
Volatile (must be programmed on power-up)	Yes	No	No (but can be if required)			
Requires external configuration file	Yes	No	No			
Good for prototyping	Yes (very good)	No	Yes (reasonable)			
Instant-on	No	Yes	Yes			
IP Security	Acceptable (especially when using bitstream encryption)	Very Good	Very Good			
Size of configuration cell	Large (six transistors)	Very small	Medium-small (two transistors)			
Power consumption	Medium	Low	Medium			
Rad Hard	No	Yes	Not really			

SRAM-based FPGAs

- Working principle:
 - SRAM memory inside the FPGA saves the configuration
- Advantages:
 - Can be programmed an unlimited number of times
 - Space for a lot of logic
 - Can easily change the functionality of the system
 - Does not need a special programmer or process
- Disadvantages:
 - Takes a lot of space (SRAM-cell with 5 transistors)
 - Volatile memory (configuration has to be saved externally)
 - Relatively high power usage
- We use SRAM-based FPGAs from Xilinx, which has SRAM-based FPGAs with the Artix, Kintex, Virtex and Zynq families. Intel (Altera) has similar FPGAs in their FPGA families.

UiO **Department of Informatics**

University of Oslo

Antifuse



UiO **Content of Informatics**

University of Oslo



Antifuse

- Working principle:
 - Configuration is saved in the FPGA by making shorts using high voltage
- Advantages
 - Low impedance when fuse is "on" (small delay)
 - Low power usage
 - Compact technology (low space requirements)
 - Extra robust technology (high radiation resistance)
- Disadvantages
 - Has to be programmed with dedicated programmer
 - High programming voltage and power
 - Permanent programming (one-time programming)

Logic block complexity in FPGA

- Fine grained:
 - The blocks can be fully utilized in the design, but requires large routing resources
- Coarse grained:
 - A block can implement any arbitrary function (LUT), but the resources can often not be fully exploited



Coarse grained logic block

- The complexity of the coarse grained logic block increases with technological progress
- Example of a traditional coarse grained logic block:
 - Four 4-input LUT for combinatorial logic
 - Four multiplexers
 - 4 D-flip flops
 - Carry logic for efficient arithmetic (+ and -)

Example implementation in coarse grained logic block

• Implementation of the function y = (a AND b) OR c



Typical LUT implementation



Typical LUT implementation cont.



Different uses of LUTs



FPGA LUTs



UiO **Content of Informatics**

University of Oslo

Xilinx terminology



Additional functions in modern FPGAs

- Clock management and distribution
- Carry chains for fast arithmetic (+ and -)
- RAM blocks (in addition to distributed RAM with LUTs or through external memory interfaces)
- Function blocks (multipliers, DSP functions like multiply & accumulate, Ethernet MAC, PCI-E, etc.)
- Processor cores (ARM, RISC-V, MicroBlaze or other types)
- High speed serial transceivers
- This is in addition to LUTs and registers which should be utilized as efficiently as possible!

RAM blocks (Block RAM / BRAM)



Function blocks



Multiply-and-accumulate (MAC)



DSPs (DSP48E1)

- Contains functionality for different arithmetic functions:
 - 25*18 two's-complement multiplier
 - 48-bit accumulator
 - 25-bit pre-adder
 - Dual 24-bit add/ subtract/accumulate
 - Pattern detector
 - Pipelining and cascading buses



Processor cores

- Processor cores can be integrated with the FPGA logic
- Many designs require a processor, and adding it to the FPGA can remove the need for an external CPU
- Two different types
 - Soft core
 - Programmable logic is used in the FPGA to implement a simple microprocessor that interacts directly with the rest of the FPGA
 - Examples are Xilinx MicroBlaze, Intel (Altera) Nios II and RISC-V
 - Hard core
 - The processor is implemented on the silicon with the FPGA chip at production
 - High speed interfaces are used between the CPU and the FPGA fabric
 - Xilinx Zynq 7000 family have a dual core ARM Cortex-A9 (up to 1.0 GHz)
 - Xilinx Zync Ultrascale+ family have a quad core ARM Cortex-A53 (up to 1.5GHz), dual core ARM Cortex-R5 (up to 600MHz) and a Mali-400 MP2 graphic processor

Clock generation and distribution

- Global clock trees distribute clock signals to synchronous elements across the device
 - Ensures that the edges of the clock signal arrives at almost the same time across the device (setup/hold time)
- A global clock is often generated externally, and an internal clock manager generates a number of derived clocks



Configuration of the FPGA



What do you need to configure?



University of Oslo

Xilinx Vivado example with two input LUT



University of Oslo

Xilinx Vivado example with four input LUT

/i		Cell F	roperties								? _ 🗆	I ⊵ ×	
(1.	E. LU14)	4											
	-	n roc											
A	project_1 - [/home	u res	un(10]_1_19										
	M 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	CLASS		CE	ш							
Flow Navigator ? «	Synthesized Design - xc7z020clg484-1 (active)	-							152 420 1				
🔍 🛣 🌐	Netlist		FILE_NAME		/	iome/i	oars	K/INF3430/IN	NF3430_I	Eksamen_H20	15_oppg6.vna		
4 Project Manager		-	INIT		10	5'hE8(8	38					0	
noject Settings	-11 result[10]_i_1 (LUT6) -11 result[10]_i_4 (LUT4)	-	IS BLACKBOX				4						
😚 Add Sources		-		_		- 21	9						
Canguage Templates	-10 result[10]_L7 (LUT4)	움	IS_DEBUGGABLE	-					~	/			
ur IP Catalog	-01 result[10]_i_8 (LUT6) -01 result[10]_i_9 (LUT6)	- 1 -1	IS ORIG CELL										
 IP Integrator 										/			
Create Block Design	-i result[10]_L_12 (LUT2)		D_PRIMITIVE						~	/			
Generate Block Design	-0 result[10]_i_14 (LUT4) -0 result[10]_i_15 (LUT2)		IS_SEOUENTIAL	Cell	Prope	rties						7	
e. Churcheshan		3											
 Simulation Simulation Settings 	-[] result[10]_[18 (LUT4)	IA	LINE_NUMBER	←	-> 🕎								
Run Simulation		+Z	NAME	🖸 ri		01 ; 10	5						
4 RTL Analysis				<u> </u>	esuiqu	0]_1_12	<u> </u>						
Generation Settings	-(1) result[10]_1_24 (LUT2)	Gen	eral Properties	13	12	1 0	0	= 0 & 1 + 0 8	§ 12 & 13 -	+ 11 & 12 & 13			
👂 📑 Open Elaborated Design	-13 result[10]_i_25 (LUT2) -13 result[10]_i_26 (LUT4)		25 peg1	0	0 0	0	0						
✓ Synthesis	-0 result[10]_i_27 (LUT6) -0 result[10]_i_28 (LUT6)		25	0	0 0	1	0						
🔞 Synthesis Settings	result[10].(_29 (LUT6)		20 27	Ň	0 1	0	ŏ						
Run Synthesis	66 Sources of Netlist		28 29 el:	Ň	0 1	1	1						
 Synthesized Design Constraints Wizard 			30 31	U	0 1	. 1	T						
A Edit Timing Constraints	i result[10]_i_19		32 0	0	1 C	0	0						
🐳 Set Up Debug	CLASS cell		▲ 34	0	1 C	1	0						
🥔 Report Timing Summary	FILE_NAME /home/roarsk/INF3430/INF3430_Eksamen_H2015_oppg6.vhd 36				1 1	0	0						
Report Clock Networks	IS_BLACKBOX		37 6	0	1 1	1	1						
Report Clock Interaction	S.DEBUGGABLE ✓		39 è	1	0 0		<u> </u>						
Report DRC	SPRIMITIVE		41	1	0 0	0	0						
Report Noise	() IS_SEQUENTIAL		42	1	0 0	1	0						
Report Utilization	12 NAME result[10]_i_19		39 44 0 45 0	1	0 1	. 0	0						
Report Power Schematic	General Properties Power Nets Cell Pins Truth Table		46	1	0 1	. 1	1						
4 Implementation	Tcl Console			1	1 C	0	0						
G Implementation Settings	Design is defaulting to synth run part: xc7z020clg484- INF0: [Netlist 29-17] Analyzing 44 Unisin elements for	1 replaceme	it	1	1 C	1	1						
Run Implementation	INFO: [Netlist 29-28] Unisim Transformation completed INFO: [Project 1-479] Netlist was created with Vivado	in 0 CPU s 2016.1	econds	1	1 1	0	1						
👂 📑 Open Implemented Design	INFO: [Project 1-570] Preparent multist for logic opti	mization	de (puedest 1 (puedest 1 suss (s	1	1 1		1						
 Program and Debug 	Finished Parsing XDC File [/home/roarsk/INF3430/INF3430/INF343	0_Eksanen_	<pre>42015_vivado/project_1/project,</pre>	T	1 1	. 1	T						
🚳 Bitstream Settings	INFU: [Upt 31-138] Pushed O inverter(s) to O load pin INFO: [Project 1-111] Unisim Transformation Summary:	5).											
Cenerate Bitstream	No Unisin elements were transformed.								Edit	LUT Equation			
Open Hardware Manager	•								Lan	Cor Equation.			
	Type a Tcl command here			Co	noral	Propo	rtioc	Power Netc	Coll Pipe	Truth Table			
	📓 Tcl Console 💭 Messages 🔤 Log 🕒 Reports 🌗 Design Run:				incral	Tope	i des	Tower Inets	Centrins	Truch Table			

Configuration methods

- Configuration methods
 - Serial load with FPGA as master
 - Serial load with FPGA as slave
 - Parallel load with FPGA as master
 - Parallel load with FPGA as slave
- JTAG can also be used

Serial download



Serial download with FPGA as master



Daisy chaining FPGAs



Parallel download with FPGA as master



Parallel download with FPGA as slave



Download using the JTAG port



UiO **Content of Informatics**

University of Oslo

Case: Mars Rover

WASHINGTON – The Curiosity rover now gearing up to explore a 96-mile-wide crater on Mars is by far the most complex machine ever to explore the surface of another planet. One big reason is the rover's avionics, which control everything from its 10 scientific instruments to communications, navigation, cameras and power management – which is where Curiosity's "dream mode" enters the picture.

Dream mode "is sort of the reptile brain for the rover," explained Jim Donaldson, the Mars Science Laboratory avionics chief engineer. Implemented in FPGAs, the rover's dream mode function monitors vital rover systems while its redundant main computers are in "sleep mode" to save power.

Donaldson said the biggest challenge engineers at NASA's Jet Propulsion Laboratory (JPL) faced in developing rover avionics was development and implementation of the FPGAs that have provided Curiosity with a quantum leap in functionality as it explores the Red Planet. From an engineering standpoint, Donaldson said the biggest challenge was scaling JPL's FPGA design practices to achieve the higher levels of complexity needed to put a largely autonomous rover inside Gale Crater, which is believed to harbor the conditions needed for microbial life.

JPL and its contractors eventually came up with a system of redundant avionics hardware implemented on about 1.2 million logic gates. That allows the rover's avionics to interface with all major scientific instruments, sensors and comms links along with the rover's drive train while also managing power in wake, sleep and dream modes.

Among NASA's Curiosity avionics contractors are Wind River (VxWorks real-time operating system) and **Microsemi Semiconductor (RTAX-S and RTSX-SU FPGAs**, high- and low-voltage power supplies, high reliability diodes and signal and power transistors).

