

UiO **Content of Informatics**

University of Oslo

IN3160 IN4160 Diagrams, Yngve Hafting

Reset circuits, ASMD/ desing example





UiO **Department of Informatics**

University of Oslo

In this course you will learn about the **design** of advanced digital systems. This includes programmable logic circuits, a hardware design language and system-on-chip design (processor, memory and logic on a chip). Lab assignments provide practical experience in how real design can be made.

After completion of the course you will:

- understand important principles for design and testing of digital systems
- understand the relationship between behaviour and different construction criteria
- be able to describe advanced digital systems at different levels of detail
- be able to perform simulation and synthesis of digital systems.

Course Goals and Learning Outcome

https://www.uio.no/studier/emner/matnat/ifi/IN3160/index-eng.html

Goals for this lesson:

- Be able to read, use and create -diagrams
 - Timing-/ waveform-
 - Datapath-
 - Block-
 - State-
 - ASM-,
 - ASMD
- Know the purpose of reset circuits
 - Why do we reset at all?
 - What are potential pitfalls for reset handling?
- Practice in reading code
 - Design considerations

Next lesson: Microcoded FSMs

Wave diagrams

- When do we read clocked signals?
- When does assignment occur?
- Does phase matter?

Basic wave diagram layout

- Undefined values are usually hatch-patterned
- Single bit signals
 - Are usually displayed as high ('1') or low ('0')
 - Defined signals of arbitrary values are usually shown as an area without hatching
 - Can be named (here a, b)
- Multi-bit is usually shown as an area
 - Values or names are often used
 - Multi-bit vector vs single-bit signal
 - Sometimes you must use context to understand which is which.
- Edges
 - Both vertical and slanted edges mean the same.
 - Hand drawing mostly vertical...
 - Normally sequential logic relate to the rising_edge
 - RTL-simulation of sequential logic:
 - Signals are read when edge occurs
 - · Signals are assigned immediately after the edge



Basic wave diagram layout

• Combinational logic (CL) responds immediately when input changes



- Sequential logic (clocked circuits)
 - responds to the input status present when the clock edge occurs.
 - output is changed *immediately after* the clock edge occurs.
 - Unless specific timing information is given

Waveform combinational

- Combinational response is immediate in a waveform.
 - Timing diagrams will show gate delays
 - Clock does not matter



University of Oslo

Sequential logic, rising_edge



- Look at what the input status **was** when the clock edge occurs.

- Here: The b-c pulse activates q for one whole clock cycle
 - even though (a and b) is high for a shorter duration
 - Only what is present when the clock edge occurs matters

Sequential logic, falling_edge



- Here: The b-c pulse is too short to activate r
 - (a and b) is low on the next falling edge

Timing diagrams

- = Waveforms with timing information for a specified circuit.
 - Typically found in a data sheets
 - Printed circuit boards (PCBs),
 - components (chips)
 - communication protocol standards
 - Can be generated when doing post-synthesis simulation.
 - Useful...
 - .. when considering setup and hold timing requirements in a system
 - selecting circuits for a PCB (Printed Circuit Board)
 - .. when optimizing data-flow circuitry..
 - High performance ASIC design
- So far today: no timing information given (only RTL sim)



Block diagrams

- Shows how modules are connected *or* communicate
 - Level of detail may vary
 - May include
 - digital and analog components
- Suited for system level overview
 - Or partial overview
 - May be used for connection





UiO **Contemport of Informatics** University of Oslo

Block diagrams

- Many variants...
 - Entire- or parts of systems
 - HW block diagrams tend to be more detailed than those used for other purposes (SW, business, ...)
- Usually the first diagrams drawn in a design process
 - Several may be added and edited later
- Almost always present in design documentation.



Flash



ZYNQ XC7Z020-CSG484



 $\leftarrow \uparrow$ Zedboard Users guide

USB-UART Bridge Interface

Datapath Diagrams



- A specialised block diagram that **show how data moves within a system or module**.
- Should normally contain
 - How data travels between modules or functional units
 - Registers (flipflops) used for storing data (not FSM registers)
 - Bit widths for each path

- Usually direction of travel is from left to right
- Modules, such as **FSMs** will contain **registers**, however these registers **are considered control**, and *not a part of the datapath*.
 - Ie. A processor may have many states but data still moves through the pipeline one stage at a time.
 - (Thus we have non datapath modules using clk.)





Datapath diagrams

- Often used to describe parts of an architecture
- RTL logic *can* be represented using datapath diagrams
 - It is not necessarily the best representation...
 - FSMs are better described using ASM diagrams...
 - Counters..
 - LFSR..
- Drawing a datapath diagram will in some cases be a very efficient way to gain understanding..
 - => Pipelining
 - Example: Exam 2021, Assignment 6 (next page)-

Example: Exam 2021 Assignment 6, «Pipelining»

- The pipelined module entity is described above.
- In this assignment a module which **calculates result = a+b+c** shall be implemented.
- In order to meet timing closure at the required frequency, **pipelining shall be used**.
- All input are synchronized to the clock signal clk.
- Reset can be either synchronous or asynchronous.
- The implementation shall be synchronous to the clock signal clk.
- All output should be driven by registers to avoid propagating hazards.
- The computation shall use unsigned arithmetic operation on the operands a, b and c.
- When the start signal is high the computation shall start, and the result_valid signal shall be high when valid data is present on the result signal.
- Implement the architecture for the pipelined module.

library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;

entity pipelined is
port (
 clk : in std_logic;
 rst : in std_logic;
 a : in std_logic_vector(7 downto 0);
 b : in std_logic_vector(7 downto 0);
 c : in std_logic_vector(7 downto 0);
 result : out std_logic_vector(9 downto 0);
 start : in std_logic;
 result_valid : out std_logic
);
end entity pipelined;

- We read this as the control signal
 shall be pipelined along with the data
 - It is not necessary to block computation when there is no start signal.
- NOTE: It does not make sense to pipeline unless a, b, c and the control signal follows each other.
 - le: expect new data each clock cycle
- Make your own datapath diagram for this task (2 min)!

Ex2021-pipelining

• VHDL code may come in many flavours:





• Think of VHDL as a circuit description language...

FSMs and their diagrams

- Datapath shows
 - Moore vs Mealy machine
 - Synchronizers
- State- and ASM diagrams
 - Shows state transitions
 - conditions (and priority)
 - Output
 - Register operations (ASMD)



State diagram

- States
- Transitions between states
- Beside transition arc:
 - Descision parameter
 - / Mealy output
- Inside bubble:
 - Moore output
- Frequently used, but not always with all parameters.
- Note: Default values often omitted
 - Here: default: x, y = 0 (boolean false)

A=0

A=1, B=0

/ y<=1

A=1

S1 x<=1

S2

S3

A=0, B=0

University of Oslo

ASM (Algorithmic State Machine) block

- The state box represents a state in the FSM,
 - State based output is shown inside (i.e. the **Moore outputs**).
- The decision box tests an input condition to determine the exit path of the current ASM _ block.
- A conditional output box ("Mealy box")
 - lists conditionally asserted signals.
 - Can only be placed after an exit path of a decision box
 - (i.e. the **Mealy outputs** that depends on the state and input values).



«Datapath» FSM

- Datapath is described by a function rather than a table
 - Counters
 - Mathematical operations
 - Shift registers
 - Etc.
- We usually divide into control FSM and Datapath



«Register operations» in data-path FSM (FSMD) -and how to deal with it

- Common notations for register operations:
 - on clock edge we increment r1 -
 - on clock edge we update r1 based on a function of register outputs $\rightarrow r1 \leftarrow f(r1,r2)$
 - on clock edge, set r1 to r2+r3



Solution:

Use ' \leftarrow ' for datapath only (not for FSM) Know that ' \leftarrow ' implies the use of registers that are not a part of the state machine



_____ r1 ← r1 + 1

 $r1 \leftarrow r2 + r3$

Other drawings or schematics

- System sketches, drawings
 - Usually used to display a concept or an idea
 - Can be anything (vague block diagram ..?)
- Circuit diagrams
 - Show how the current flows in a circuit
 - Netlists can be made from VHDL
 - (and then turned into circuit diagrams)





UiO Department of Informatics

University of Oslo

IN3160

Reset circuits

Synchronous or Asynchronous reset?





Source: Steve Kilts: Advanced FPGA Design. 2007



Outline

- Combinational logic and floating pins
- Why reset?
- Asynchronous reset
- Synchronous reset
- Reset circuits

Combinational logic and I/O pins

- No need for reset circuitry for CL
 - No values are stored in CL
 - Setting the input will give the desired output
- However... avoid floating gates
 - Floating gates may cause power surges and noise
 - All input pins should be driven
 - Potentially unconnected inputs should be pulled high or low
 - Pull-up or pull-down on PCB or
 - FPGAs may have internal pull up/down circuitry for IO-pins.
 - » Can be a life saver... (Product/ project / etc).



Why reset?

- Avoid unpredictable behavior during startup
 - Metastability creating unpredictable results
 - Both in our system and surrounding systems
 - Random register values may lead to undesired or illegal states
 - Lockup states with no exit
 - undesired output can have unpleasant consequenses
- To get out of illegal states
 - Unpredicted behaviour may lead to illegal states
 - Noise
 - Crosstalk / EMP
 - Radiation both thermal and radioactive
 - Floating gates
- ... To ensure verifiable predictability ...

Synchronous reset

- Externally activated resets are per definition
 asynchronous
 - Synchronization is needed.
- Synchronous reset 'and flip-flop input
 - Added logic can add to critical path
 - FPGA primitives may have this option built in.
- Reset pulses coming from faster clock domains may be missed entirely.

next_q <= '0' when reset else d; q <= next_q when rising_edge(clk);</pre>





Asynchronous reset

Asynchronous assertion will always trigger

- Reset duration must be longer than setup+hold...

- Asynchronous deassertion may cause metastability
 - Deassertion during setup/hold period

q <= '0' when reset else d when rising_edge(clk);</pre>





Reset circuit(s)

- Asynchronous assertion, Synchronous deassertion
 - Short reset pulses will trigger
 - 2FF mitigates metastability
 - More in clock domain crossing lecture...
- Pitfalls?
 - Hazards => random reset
 - This circuit should not be used unless external reset is hazard-free.
- Multiple sources for reset?
 - Ensure resetpulses are long enough
 - Use Synchronous reset
 - 2FF when crossing domains



Resets in IN3160

- All designs should start in a known state
 - Predefined values for all registers, no metastability.
 - Well implemented reset functionality ensures this.
 - Can be invoked both at start and later
- The FPGAs we use are RAM based and
 - will always start in a predictable configuration
 - => We can start without using reset
 - Default state is '0' (the FPGA's we use)
- Not using reset at start is an exception
 - Reset functionality should always be implemented
 - There is no guarantee for (other) designs to be safe without implicit initialization
 - If we do not have a predefined source for reset signals, use one button...

UiO **Contemport of Informatics** University of Oslo

Reset summary

- External reset is asynchronous
 - Should be synchronized to avoid causing metastability.
- It is OK to use asynchronous reset once synchronized...
 - Once synchronized, synchronous reset is perfect...
 - Some FPGA primitives prefer synch reset only.
- Reset pulse must be long enough for reset circuitry (depends on technology / logic family, not clk frequency..)



UiO **Content of Informatics**

University of Oslo

Non-FSM example with ASMD diagram (Theory covered earlier)





UiO Department of Informatics

University of Oslo Example: Decade counter

```
entity dec_count is
  port (
    Clock,
    Reset,
    Enable,
    Load,
    Mode : in Std_logic;
    Data : in Std_logic_vector(7 downto 0);
    Count : out Std_logic_vector(7 downto 0));
end;
```

Enable	Load	Mode	Next Count
0	0	Х	Data
0	1	0	Count+1 (bin)
0	1	1	Count+1 (dec)
1	х	Х	Count

```
architecture doulos model solution of dec count is
  constant nibble max : Unsigned(3 downto 0) := "1111";
  constant decade max : Unsigned(3 downto 0) := "1001";
  constant zero nibble : Unsigned(3 downto 0) := "0000";
  constant zero byte : Unsigned(7 downto 0) := "00000000";
  signal 0
                        : Unsigned(7 downto 0);
begin
  process (Clock, Reset)
  begin
    if Reset = '0' then
      Q <= zero byte;
    elsif RISING EDGE (Clock) then
      if Enable = '0' then
        if Load = '0' then
          Q <= Unsigned (Data);
        elsif (Mode = '0' and Q(3 downto 0) /= nibble max) or
               (Mode = '1' and Q(3 downto 0) /= decade max) then
          O(3 \text{ downto } 0) \le O(3 \text{ downto } 0) + 1;
        else
          Q(3 downto 0) <= zero nibble;
          if (Mode = '0' and Q(7 downto 4) /= nibble max) or
              (Mode = '1' and O(7 downto 4) /= decade max) then
            Q(7 \text{ downto } 4) \leq Q(7 \text{ downto } 4) + 1;
          else
            Q(7 downto 4) <= zero nibble;
          end if;
        end if;
      end if;
    end if;
  end process;
  count <= Std logic vector(Q);</pre>
```

end;

Critique design

- Readability
 - Uses negative logic
 - «Mode» requires explanation
- · Portability
 - Asynchronous reset

Critique implementation

- · Readability
 - Mix of CL and register storage
 - If-based...
 - CL style assignment in clocked process
- · Maintainability
 - Not scaleable
 - Duplicate code
 - For each nibble

Decade counter

- A new slightly different design:
 - Synchronous reset
 - High and low indicators
 - Hazard free output
 - all output in registers
 - Positive logic
 - enable
 - load
 - decade (nbinary)
 - up (ndown)
 - Generic ?
 - Will be bound by 4bit nibble size

- New implementation
 - Separate CL and register assignment
- But first:
 - Diagrams & tables
 - Entity
 - ASMD
 - Algorithmic state machine with data path

8 bit decade counter

٠



- load, up/down, dec/bin
 Indicates function
 - High/low signal

- Counter
 - not considered FSM
 - State is only by counter value
 - Input and counter value decides output
 - No real state storage
 - More than just counting
 - Complex decision tree
 - Suitable for data path diagram
 - ASMD for the sake of instruction

enable	load	decade	up	next_count
0	х	х	х	count
1	1	х	х	data
1	0	0	1	count+1 (bin)
1	0	0	0	count-1 (bin)
1	0	1	1	count+1 (dec)
1	0	1	0	count-1 (dec)

decade	count	high	low
х	0x00	0	1
0	0x01-0xFE	0	0
0	0xFF	1	0
1	0x01-0x98	0	0
1	0x99	1	0
1	0xA0-0xFF	1	1

UiO **Content of Informatics**

University of Oslo

Datapath and ASMD



- What type of conditional statement is most suited?
 - Count conditions and outputs..



UiO **Contemport of Informatics** University of Oslo

Decade counter : hi/ lo signals

• Various level of detail

dec

=0x00

=0xFF

>0x99

=0x99

next_count

– Do we need unwrap all details?



UiO **Department of Informatics**

University of Oslo

```
library IEEE;
 use IEEE.STD LOGIC 1164.all;
 use IEEE.numeric std.all:
                                                                  storage
entity dec_count is
generic(
    COUNT WIDTH : natural := 8);
                                                                clk
  port(
                                                                reset
    clk, reset, enable, load, decade, up : in std logic;
                                                                enable
    data
            : in std_logic_vector(COUNT_WIDTH-1 downto 0);
                                                                load
   hi, lo : out std_logic;
    count : out std logic vector(COUNT WIDTH-1 downto 0)
                                                                d eca de
 );
                                                                <u>up</u>
end entity dec count:
                                                                data
architecture RTL of dec count is
  constant DEC MAX : unsigned(3 downto 0) := "1001";
  constant ZERO NIBBLE : unsigned(3 downto 0) := "0000";
  constant NIBBLES : integer := COUNT_WIDTH/4;
  signal next count : unsigned(count'range);
  signal next_hi, next_lo : std_logic;
 alias upper : unsigned(3 downto 0) is next_count(next_count'high downto next_count'high - 3);
  alias lower : unsigned(3 downto 0) is next count(3 downto 0);
begin
  -- registry update
 count <= std_logic_vector(next_count) when rising_edge(clk);</pre>
        <= <pre>std_logic(next_hi) when rising_edge(clk);
  hi
        <= std logic(next lo) when rising edge(clk);
  10
```

Decade counter example: entity + constants and register



- Reset not part of register storage when synchronous.
- When checking multiple arguments

dec count

=> break down to boolean clauses with >, <, = or /=

```
-- non generic part -- -- can also be processed in a loop --
next_hi <= '1' when (and next_count = '1') or ( (decade = '1') and ((lower>8) and (upper >8)) ) else '0';
next lo <= '1' when (nor next count = '1') or ( (decade = '1') and ((lower>9) or (upper >9)) ) else '0';
```

UiO **Department of Informatics**

University of Oslo

no defaults

no reset state input



end architecture RTL;

- Decision tree: one output, several conditions => when else
- There are many ways of performing decade counting
 - Indexing requirements = obstacle when reading.
 - Use mod or rem will be OK but still 4 bit nibble

Suggested reading

• Diagrams

- These and earlier lecture notes.

- Reset circuits
 - Steve Kilts: Advanced FPGA Design: Architecture, Implementation and Optimization, 2007, chapter 10.
 - download from university library Semesterside for IN3160->"Pensum/litteratur i Leganto"