

University of Oslo

IN 3160, IN4160 Interconnect, Memory

Yngve Hafting





University of Oslo

Course Goals and Learning Outcome

https://www.uio.no/studier/emner/matnat/ifi/IN3160/index-eng.html

In this course you will learn about the **design of advanced digital systems**. This includes programmable logic circuits, a hardware design language and system-on-chip design (processor, memory and logic on a chip). Lab assignments provide practical experience in how real design can be made.

After completion of the course you will:

- understand important principles for design and testing of digital systems
- understand the relationship between behaviour and different construction criteria
- be able to describe advanced digital systems at different levels of detail
- be able to perform simulation and synthesis of digital systems.

Goals for this lesson:

- Know terms and structure
 - Interconnect types
 - buses
 - crossbar switches
 - interconnect networks
- Know typical structures for memory address decoding
 - Bit slicing
 - Banking
 - Tiling

UiO **Contemportation** University of Oslo

Overview

- Interconnect
 - bus
 - crossbar
 - network
- Memory
 - SRAM
 - DRAM
- Memory organization
 - Banking
 - Slicing
 - Tiling

Interconnect



- Many clients need to communicate
- Ad-hoc point-to-point wiring or shared interconnect
- Like a telephone exchange

University of Oslo

Bus

- interconnect with (multiple) clients connected to one (often multiple bit) data line.
- Only one client can send data at a time, but there can be multiple receivers.
- The bus arbiter selects which client is allowed to use the bus.
- External buses:
 - tristate
- Internal buses
 - or'ing of client signals



University of Oslo

VHDL for a simple bus interface



-- Combinational Bus Interface -- t (transmit) and r (receive) in signal names are from the -- perspective of the bus library ieee; use ieee.std_logic_1164.all;

entity BusInt is generic(aw: integer := 2; -- address width dw: integer := 4); -- data width port(cr_valid, arb_grant, bt_valid: in std_logic; cr_ready, ct_valid, arb_req, br_valid: out std_logic; cr_addr, bt_addr, my_addr: in std_logic_vector(aw-1 downto 0); br_addr: out std_logic_vector(aw-1 downto 0); cr_data, bt_data: in std_logic_vector(dw-1 downto 0); br_data, ct_data: out std_logic_vector(dw-1 downto 0)); end BusInt;

architecture impl of BusInt is

| begin |
|--------------------------------------|
| arbitration |
| arb_req <= cr_valid; |
| <pre>cr_ready <= arb_grant;</pre> |
| |

-- bus drive

br_valid <= arb_grant;</pre>

br_addr <= cr_addr when arb_grant else (others => '0'); br_data <= cr_data when arb_grant else (others => '0');

-- bus receive ct_valid <= '1' when (bt_valid = '1') and (bt_addr = my_addr) else '0'; ct_data <= bt_data ; end impl;

Crossbar Switch

- interconnect with multiple senders and receivers.
- Several senders may be active at a time, as long as a unique path can be allocated to each reciver.
- Throughput *can* be increased by allowing buffering at each crosspoint..



UiO **Department of Informatics**

University of Oslo

end Xbar22;



Crossbar Switch 2x2 example

```
architecture impl of Xbar22 is
  signal req00, req01, req10, req11: std logic;
  signal grant00, grant01, grant10, grant11: std logic;
begin
  -- request matrix
  req00 <= '1' when not c0r addr and c0r valid else '0';</pre>
  req01 <= '1' when
                         cOr addr and cOr valid else 'O';
  req10 <= '1' when not c1r addr and c1r valid else '0';</pre>
                        c1r addr and c1r valid else '0';
  req11 <= '1' when
  -- arbitration 0 wins
  grant00 <= req00;</pre>
  grant01 <= req01;</pre>
  grant10 <= req10 and not req00;
  grant11 <= req11 and not req01 ;</pre>
  -- connections
  cOt valid <= (grant00 and cOr valid) or (grant10 and c1r valid);
  cOt data <= (cOr data and (dw-1 downto 0 => grant00)) or
               (c1r data and (dw-1 downto 0 => grant10));
  c1t valid <= (grant01 and c0r valid) or (grant11 and c1r valid);
  c1t data <= (c0r data and (dw-1 downto 0 => grant01)) or
               (c1r data and (dw-1 downto 0 => grant11));
  -- ready
  c0r ready <= (grant00 and c0t_ready) or (grant01 and c1t_ready);</pre>
  c1r ready <= (grant10 and c0t ready) or (grant11 and c1t ready);
```

```
end impl;
```

UiO **Contemportation** Department of Informatics University of Oslo

Interconnection Networks

- multiple senders and receivers.
- Packets are buffered by routers that transfer the packet in the direction of the recipient.
- Routing algorithm will be depending on the network topology.
 - star/tree topology (LAN)
 - ring topology
 - mesh topology



Interconnection Networks

| Cycle | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|-----------------|---|---|---|---|---|---|---|---|---|---|----|----|
| Client 0 output | | | | | | | | | | | | |
| Router00 | | | | | | | | | | | | |
| cx00e | | | | | | | | | | | | |
| Router10 | | | | | | | | | | | | |
| cx10e | | | | | | | | | | | | |
| Router20 | | | | | | | | | | | | |
| cy20n | | | | | | | | | | | | |
| Router21 | | | | | | | | | | | | |
| Client 11 input | | | | | | | | | | | | |

Memory

- Row of decoders, column multiplexers
- Typical restriction of array size
 - 256 x 256 = 65536 = 64k bit = 8k Byte
 - electrical restriction
- Larger memory need to be multiples of arrays at the maximum size



Capacity Bandwidth Latency Granularity

SRAM

- Both asynchronous and synchronous versions exist
- Stored bit is (weakly) upheld by the inverters.
- When wordline is activated
 - bitline either
 - propagates the weak value or
 - sets the bit value if it is driven (strong)
- The physical layout can be more complex, including transistors for precharging bitlines etc.



UiO **Contemportation** Department of Informatics University of Oslo

DRAM Operation

- For each read, the stored capacitor charge is removed, and thus need to be re-written to remain stored.
- Several columns in one row can be read before rewrite.

(a)

- Rewrite (D&H: precharge operation) takes a certain time
 - DRAM stores bit as charge on capacitors.
- RAM cells need periodically refresh that performs read/write





UiO **Department of Informatics**

University of Oslo

What if you need more memory or more bandwidth than one primitive?





UiO **Contemportation** Department of Informatics University of Oslo

Bit-Slicing

- Several slices shares the same address
- Data is read from a row of slices in parallel.



Banking

- Banked memory is organized in ٠ columns of array banks
- Parts of the address is decoded • to enable output from the selected bank only.
 - May be used to have the other _ banks idle and save power.



(b)

Tiling = Bit slicing & banking



a_{13:0} 14

D_{63:0}

Interleaving

- Using a crossbar switch for a tiled set of banks
- Allow for multiple read or writes during the same cycle
- Ex: Quad data rate (QDR) RAM



UiO **Contemportation** University of Oslo

Hierarchy (->IN2060)



UiO **Contemportation** University of Oslo

Summary

- DHA
 - 24-25.3, p 521-540
 - (25.4 can be read to connect the dots from IN2060)