

#### UiO **Content of Informatics**

University of Oslo

#### IN3160 IN4160 Metastability and Clock domain crossing





Yngve Hafting 2021

#### Messages

- Self-test vs test bench..?
  - What is what and when do you use which?
- 27.3: Guest lecture w. Espen Tallaksen
- Next Friday lecture <= Oblig 8 Workshop</li>
  - Will not be recorded...
  - Both lab and lecture room will be manned.
  - Bring your own laptop's

UiO **Content of Informatics** 

University of Oslo

In this course you will learn about the **design** of advanced digital systems. This includes programmable logic circuits, a hardware design language and system-on-chip design (processor, memory and logic on a chip). Lab assignments provide practical experience in how real design can be made.

After completion of the course you will:

- understand important principles for design and testing of digital systems
- understand the relationship between behaviour and different construction criteria
- be able to describe advanced digital systems at different levels of detail
- be able to perform simulation and synthesis of digital systems.

#### **Course Goals and Learning Outcome**

https://www.uio.no/studier/emner/matnat/ifi/IN3160/index-eng.html

Goals for this lesson:

- be able to explain
  - how metastability occurs
  - how to deal with metastability in digital designs
- be able to calculate
  - error frequency for clock domain crossing
  - mean time between failure (MTBF) for brute force synchronizers
- know some common ways to safely transfer data between clock domains.

## Why care about metastability?

- What is metastability ? (Suggestions?)
- How often does it occur?
  - Yearly?
  - Monthly
  - Daily?
  - Hourly?
  - ...

- What do we get when reading metastable signals?
- Is there anything we can do?

...

## **Contamination & Propagation delay**

- Contamination delay is the
  - minimum time from the *first input* bit changes to the *first output* bit changes.
- · Propagation delay is the time
  - from the *last input bit* changes until the *last output* bit changes





## Flipflops, setup & hold

- A flipflop is 2 latches
  - EN on negated clock edge
- the input to the first latch must be ready before clock edge (Tsetup)
- the first latch may become metastable even if the input changes shortly after the clock edge (Thold)
- Transitions or metastability in the first latch will likely cause the second latch output to become metastable for an *unpredictable amount of time* before it settles *at an arbitrary state*.



## **Clock domain crossing**

- Two unsynchronized systems interchanging data, will cause metastability
- Error probability for an asynchronous signal into clocked domain:

$$P_{error} = \frac{t_s + t_h}{t_{clk2}} = f_{clk2}(t_s + t_h)$$

• Error frequency for domain crossing:

 $f_{error} = f_{clk1} \cdot P_{error} = f_{clk1} \cdot f_{clk2}(t_s + t_h)$ 

Ex: 25 MHz and 100MHz, ts = th = 100ps  

$$f_{error} = 25MHz \cdot 100MHz \cdot (0.1 + 0.1)ns$$
  
 $= 500 \cdot 10^{3}Hz$   
 $= 500kHz$  The



That is 500.000 times per second...

#### How do we ensure safe operation?

- There are ways...
  - to reduce issues caused by metastability ...
  - Calculate how often metastability causes failures
    - Mean time between failure (MTBF)
  - We can often make MTBF long enough to be negligible

## **Brute force synchronizer: Probability of stability** (Ps =1/Pu)



 The odds of an FF being unstable after waiting for a certain time window (t<sub>w</sub>) when metastable is given by the probability distribution function:

$$P_U = e^{\left(\frac{-t_W}{\tau_s}\right)}$$

- $\tau_s$  is the time constant for the CMOS technology in use
  - $\tau_s$  is typically in the range of 100ps

Example: next slide



• 
$$P_U = e^{(\frac{-9.8}{0.1})} =$$

• 
$$e^{(-98)} = 2,7 \cdot 10^{-43}$$

## **MTBF** in a brute force synchronizer

Mean Time Between Failure (MTBF)
 = 1/(Metastability frequency):

Metastability frequency = Prob. of *failure* \* error frequency =>

$$MTBF = \frac{1}{f_{error} \cdot P_U}$$

• MTBF for our 25-100 MHZ clock domain crossing:

-  $P_{\cup}=2,7 \cdot 10^{-43}, f_{error}=500 kHz$  becomes

 $\frac{1}{2,7 \cdot 10^{-43} \cdot 500 kHz} =$ 

$$7,3 * 10^{39}s = 2,3 \cdot 10^{32}years$$



## Summary

• 
$$f_{error} = f_{clk1} \cdot P_{error} = f_{clk1} \cdot f_{clk2}(t_s + t_h)$$
  
• Der  $P_{error} = \frac{t_s + t_h}{t_{clk2}} = f_{clk2}(t_s + t_h)$ 

• 
$$P_U = e^{(\frac{-t_W}{\tau_S})}$$

• 
$$T_{W} = T_{cycle} - (t_{hold} + t_{setup})$$
  
•  $T_{cycle} = \frac{1}{f_{clk2}}$ ,  $\tau_s$  -settling time is technology dependent

•  $MTBF = \frac{1}{f_{error} \cdot P_U}$ 



Domain 1



• Note: we assume  $f_{clk2} > f_{clk1}$ 

## Brute force synchronizer, "double flopping"

- The goal is to avoid propagating metastability
  - It is not to ensure correct data
  - brute force synchronizer ensures longest possible settling time
- The n-bit problem:
  - Brute force can not be used for multiple bits...
    - metastability causes data arrival at different clock edges...
- We need more "protection" than 2FF

# How to ensure data travels safely between clock domains

• Handshake

– =only using brute force on control signal

• Use of FIFOs ()...



#### UiO **Content of Informatics**

University of Oslo

#### IN3160

#### Metastability

Synchronization of n-bit data bus Convergence and divergence in CDC path







## Outline

- Multiplexer-based and enable synchronizer
- Handshake synchronizer
- FIFO synchronizer
- Memory synchronizer
- Example design with enable synchronizer
- Convergence and divergence in CDC



## The N-bit problem

- Using 2DFF (double flopping) synchronizer for data wider than 1-bit may lead to functional error.
  - Some bits arrive before others
- Use synchronizers based on:
  - Multiplexer or enable signal
  - Handshake
  - FIFO (First In First Out buffer)



UiO **Department of Informatics** 

University of Oslo

#### **Multiplexer-based Synchronizer**



"DATA\_READY" is synchronized using a 2DFF synchronizer. Then the synchronized control signal selects the multiplexer input.

"DATA\_READY" arrives with a delay which is sufficient for the data to get stable

The source domain *must* keep the data constant when the "DATA\_READY" signal is active.



University of Oslo

#### "Enable Synchronizer"



"DATA\_READY" from the source domain is synchronized using a 2DFF synchronizer.

The synchronized control signal drives the enable pin of the first flip-flop of the destination domain.

This is essentially the same solution as the previous, using built-in ENABLE multiplexer in each DFF rather than an external..

## **Design Principles**

- MUX-select signal or FF-enable input should be driven by the synchronized control signal
- Data should be held static signal during transfer
- Select/enable synchronizers allows control of the data transfer for all bits of the bus
  - individual bits of the data bus are not synchronized separately
    - They cannot be read before (we must assume) they are ready

UiO **Contemport of Informatics** University of Oslo

## What if...

- Destination domain is slower? (Longer clock cycles)
- We do not know how long time we should wait when designing the source domain?
- ... 2 solutions:
  - Handshake
  - FIFO



- 3. When the talker receives the synchronized acknowledge signal
  - It deasserts the request signal and waits until it is deasserted
- 4. The listener deasserts acknowledge when it receives the deasserted request

Source "RTL Hardware Design Using VHDL" Chapter 16.7-16.8 by P.P.Chu



## First In First Out (FIFO) synchronizer

- FIFO is clocked by both sides...
  - Details on next slide(s)
- ...Either side can have the fastest clock period
  - within the FIFO capabilities
- Data is buffered in a dual port RAM
  - Enables burst read and write
  - The FIFO maintains pointers to the data
- More complex than a simple handshake
  - Details on next slide(s)
- Large buffers may be less suitable for real-time data
  - Even small (~4 word) FIFOs can be useful...



## Unwrapping the FIFO synchronizer: **Dual port RAM**

- RAM is asynchronous..
  - Data is latched, not FlipFlop'ed
  - Read and write can be done simultanously...
    - · Data should not be changed while being read
  - The FIFO makes sure..
    - · Separate read- and write- address-pointers are used
      - Ensures data out is stable
    - Writing cannot be done if the RAM is full
    - Reading is prohibited if the RAM is empty



UiO **Content of Informatics** 

University of Oslo

#### Unwrapping the FIFO-synchronizer: Read and write control

- Write control
  - Gray counter
    - Counts up on wvalid
      - Except when wfull
    - Write address is count value
  - FIFO is full when write address is one step behind read address
- Read control
  - Gray counter
    - Counts up for every rready
      - Except when rempty
    - Read address is count value
  - FIFO is empty when read address is the current write address.
- The gray code sequence must be the same in both counters

FIFO **Read Control** Write Control Brute Force Synchronizers wclk rclk Gray counter CLK CLK  $\nabla$  + rclk Grav +1 counter = wfull CLK CLK < rready wvalid wclk rempty **Dual port RAM** waddr raddr rdata. write rdata wdata wdata

-See DHA 29.4

#### Unwrapping the FIFO-synchronizer: Gray code / Gray counters

- Gray code changes only one bit at a time
  - Example sequences:
    - 00-01-11-10 (Quadrature encoder)
    - 000-001-011-111-110-100
    - 000-001-011-010-110-111-101-100
  - the «n-bit problem» of synchronization is not an issue
- Gray code can be used for fault detection
  - Check if more than one bit is flipped.
    - This is not needed in a FIFO
      - we can only have metastability in the last bit being flipped (assuming all FFs are made with the same technology)
      - The read count will never be worse than one behind actual count.
  - Ex. Usage: Discovering errors in rotary encoders (Gray/ Quadrature)

UiO **Content of Informatics** 

University of Oslo

## FIFO that blocks writing and reading when full/empty

- multiple signals are passed between clock domains (wdata, rdata)

- gray code counters are used to detect full and empty state;
- signals released by these counters are synchronized via 2DFF synchronizers
- the read and write pointers are passed to the corresponding address pins of the FIFO;
- the producing clock-domain logic never writes when the FIFO is full;
- the receiving clock-domain logic never reads when the FIFO is empty.



## Keeping track of large designs

- Problems that may arise when
  - Using combinational logic... (Hazards)
    - ...before storing asynchronous input in flipflops
    - ...driving output signals
  - Using two external signals in a module
    - Convergence in clock domain crossing (CDC) path
  - Using the same external signal in multiple modules (N-bit problem)
    - Divergence in clock domain crossing path



University of Oslo

#### **Convergence in CDC path problem (=Hazards)**



Convergent logic in the source domain may cause glitch to be passed to the destination clock domain.

Hazards from domain 1 may cause wrong data to be picked up in domain 2.

With this configuration it is impossible to ensure that glitch is not propagated

## *This may be obscured* by multiple layers - if we allow CL in structural modules (Keep structural modules purely structural!)



#### Convergence in CDC path solution: Always store output values using FFs



Solution: Always use registers for (clock domain) output.

UiO **Contemporation** UiO **Contemporation** UiO

University of Oslo

#### Convergence with synchronized signals problem = The N-bit signal problem



- Two signals synchronized independently may arrive at separate clock cycles, causing *functional errors*.
- Both Q1 and Q2 signals from the source domain are synchronized in the CLK2 domain.
- After synchronization these signals converge on combinational logic.
  - Different settling times may cause Q1 and Q2 arriving at separate clock cycles
- Solution: next page



#### **Convergence in CDC path solution**



- If reconvergence is detected
  - Move combinational logic into source clock domain and then pass the resulting signal to the destination domain.
  - (Or use handshake/FIFO for data transfer).

UiO **Contemporation** UiO **Contemporation** UiO

University of Oslo

#### Divergence in CDC path => N bit problem



- Output signal from domain 1 is used in two different parts of clock domain 2
  - Using two different brute force synchronizers may cause signal to arrive CL1 and CL2 at different times- which can cause problems later.
  - The output signal from the source clock domain should be synchronized at first (double flopping), then fanned-out to the corresponding destination logics.
  - Ie. For Single signals, synchronize only in one location.
  - For multiple signals, use handshake or FIFO.

## **Suggested reading**

- DHA
  - 15.2 p 331
  - 28.1-28.3 p580-585
  - 29 p 592-605
- Steve Kilts: Advanced FPGA Design: Architecture, Implementation and Optimization, 2007,
  - chapter 10 (separate pdf).