

UiO Department of Informatics

University of Oslo

IN3160 IN4160 Finite State Machines Yngve Hafting





Messages

- Assignment 6 beta is posted
- FSM-videos from 2017 re-posted with text (autotext)
 - Mostly very good (se last pages)
 - use the newer source code for reference:
 - <u>https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/src-traffic.zip</u>

UiO **Department of Informatics**

University of Oslo

In this course you will learn about the **design** of advanced digital systems. This includes programmable logic circuits, a hardware design language and system-on-chip design (processor, memory and logic on a chip). Lab assignments provide practical experience in how real design can be made.

After completion of the course you will:

- understand important principles for design and testing of digital systems
- understand the relationship between behaviour and different construction criteria
- be able to describe advanced digital systems at different levels of detail
- be able to perform simulation and synthesis of digital systems.

Course Goals and Learning Outcome

https://www.uio.no/studier/emner/matnat/ifi/IN3160/index-eng.html

Goals for this lesson:

- Know different types of state machines
 - What is a state machine
 - Moore type machines
 - Mealy type machines
- To specify state machine functionality using
 - State tables
 - State diagrams
 - Algorithic state machine diagrams
 - VHDL
- To know pro's and con's for
 - Moore and Mealy
 - Different state machine representations

Overview Today

- What is finite state machines (FSM)?
 - General FSM
 - Moore type FSM
 - Mealy
 - Synchronized Mealy
- FSM representations
 - State diagram
 - State output table
 - Algorithmic State Machine (ASM) diagrams
- FSM example with VHDL and testbench

Next:

Datapath state machines

UiO **Content of Informatics**

University of Oslo

Why/What is an FSM?

- Names
 - Finite State Machine "FSM"
 - Finite State Automaton "FSA"
 - State Machine (Never seen "SM" used for this)
 - Finite automaton
- A description of something that happens in a more or less fixed sequence
 - Going through a set of states
- Not an FSM? "ISM" / "ESM"?
 - Near infinite or endless amount of states...
 - Any computer program could be called an "FSM",
 - $-\,$ we do not use the term FSM for SW in general
- Example FSM?
 - Traffic light implementation
 - Bus controller
 - Arbitration algorithm
 - Pushbutton user interfaces
 - Vending machine
 - Washing machine program
 - etc





FSM-diagrams and descriptions: We'll get to these...

Input(BA) /State	11	10	01	00	x	у
S1	S2	S1	S2	S1	1	0
S2	S3	S3	S3	S3	0	0
S3	S3	S3	S2	S1	0	1 or 0

General FSM in HW

- General FSM
 - Combinational logic connected to registers with feedback
 - Can be nearly any clocked logic
 - Counter
 - LFSR
 - Shiftregister
 - Timer
 - Microprocessor
 - Vending machines...
 - Etc.





Non FSM sequental logic?

- *Strictly speaking* any logic using registers (FFs) are FSMs, but...
- We usually don't refer to things as FSMs when they
 - Have near-infinite states
 - Counters, Timers
 - Microprocessors
 - LFSR (linear feedback shift registers)
 - have other well known names:
 - Shift registers, ...
 - are pure datapath representations
 - No feedback after registers



Output decoding in FSM

- Two types:
 - Moore
 - Output is entirely decoded from state registers
 - Mealy
 - Output is decoded from input and state registers



UiO **Department of Informatics**

University of Oslo



• Fast output



Asynchronous output! Hazards!

Moore FSM



 Output will always be delayed by at least one clock cycle

- Requires more states

Output hazards still present, although synchronized

Solution: Fully synchronized Mealy FSM



- Input synchronizer: Synchronizes signals from other clock domains
- Output synchronizer: Removes hazards from output
- Technically this is a «Moore» type machine altogether
 - But we operate with minimum delay within the state machine design
 - Synchronizers can be added in separate modules, processes or statements
 - Thus it makes sense to refer to the state machine inside as Mealy type

Moore vs mealy conclusion:

• Can we afford having synchronization:

-MEALY

- If we cannot have other synchronization:
 - Moore will be the safest option
- Some FSMs will inherently be Moore type = OK!

Three ways of representing state machines

- State diagram
- State (output) table
- Algorithmic state machine (ASM) diagram

State diagram

- States
- Transitions between states
- Beside transition arc:
 - Descision parameter
 - / Mealy output
- Inside bubble:
 - Moore output
- Frequently used, but not always with all parameters.
- Note: Default values often omitted
 - Here: default: x, y = 0 (boolean false)

A=0

A=1, B=0

/ y<=1

A=1

S1 x<=1

S2

S3

A=0, B=0

UiO Department of Informatics

University of Oslo

State output table, input & state table

Input(BA) /State		11	10	01		00		x	У	
S1	S2		S1	S2		S1		1	0	
S2	S3		S3	S3		S3		0	0	
S3	S3 S3		S3	S2		S1		0	A and \overline{B}	
Input (AB) v		S1		S2			S3	< Current state	€	
00		S1		S3			S1			
01		S1		S3			S3		< Next state / or	utput
10		S2	X=1	S3			S2	y=1		
11 S2			S3			S3				

- Moore output is simple
- Mealy outputs becomes functions or table must be extended



- Next state and output as a function of input vs current state ..?
- There are many ways to organize tables to get output, but no clear winner
 - State and input should intersect to create next state
 - Ouput must be stated in a comprehensible manner...
 - Complex decisions could be named and explained outside table

ASM chart (Algorithmic state machine)

- Standardized way of displaying FSMs
 - Developed for digital ICs at Berkeley in the 1960's
- More descriptive than state diagram?
 - More structured
 - Same information
 - Always prioritized conditions
 - = Synthesizable
- Works well with boolean conditions for transitions and assignment
- Can become very large
 - when having multiple exit paths for each state.



UiO Department of Informatics

University of Oslo

ASM (Algorithmic State Machine) block

Source: RTL hardware design using VHDL, Pong P.Chu

- The state box represents a state in the FSM,
 - State based output is shown inside (i.e. the Moore outputs).
- The decision box tests an input condition to determine the exit path of the current ASM _ block.
- A conditional output box ("Mealy box")
 - lists conditionally asserted signals.
 - Can only be placed after an exit path of a decision box
 - (i.e. the **Mealy outputs** that depends on the state and input values).



UiO **Content of Informatics**

University of Oslo



ASM Chart Example 1

- Conditional output (Mealy box) can only be placed after an exit path of a decision box.
 - <= is used for assigning signal values</p>
 - Don't expect full consistency... some will use "="
- Unless specified (assigned) values are assumed to take their default values
 - Except register operations which is noted with '←'
 - Registers will be updated on the next clock cycle
 - This can cause great confusion (be careful)
 - ASMD lecture covers this
- Signals that are boolean are assumed set or found active ('1') when mentioned alone.
 - Here: we could have seen
 - "y1" in place of "y1<='1" and
 - "not b" in place of "b=0"

UiO **Contemportation** University of Oslo

ASM chart example 2, Mealy vs Moore output



Two ASM FSM rules apply

- 1. For any given input combination, there is one unique exit path from the current ASM block.
- 2. The exit path of an ASM block must always lead to a state box.
 - Can be the state box of the current or any other ASM block.



UiO **Content of Informatics**

University of Oslo

Common Errors in ASM Charts



This case violates rule one since it is two exit paths that are not governed by an input

You cannot enter two states at the same time in one state machine...

The case above violates the first rule since there is no exit path when the condition in the decision box is false.

A state shall be entered each clock cycle...

Common errors in ASM charts (2/2):

- exit path of the S1 block does not go into a state box
- If we need the same output logic, it must be copied for S1.
 - (unless S1 is redundant and can be removed entirely)



Example State Machine: Vending Machine

- Specification:
 - We want to design a vending machine that sells drinks for 40c.
 - The machine accepts 20c and 10c coins (all others will be rejected mechanically).
 - If 40c are inserted a drink shall be dispensed
 - If more than 40c is inserted all coins are returned
 - The machine has two lights
 - One to show that it is ready
 - One to show that further coins are needed

- Work order:
 - Define the entity
 - Find/Define the states
 - State diagram, ASM chart or both?
 - How to find redundant states?
 - Create an ASM chart
 - Be aware of Moore and mealy output
 - Once you have the ASM chart, with as few possible states: start coding
 - Decide before synthesizing:
 - One hot?
 - (FF's are cheap in an FPGA)
 - Binary counter?
 - Gray code?
 - (minimum noise / switching current)
 - can the synthesizer decide for me?

Example: Vending machine

- Sketch state diagram and entity
- May give you enough overview that you can simplify





ASM diagram & State and ouput table

- If possible- simplify early.
 - Both state and output tables and ASM charts can be used to find redundancy

State	10c	20c	No coin	Ready	Coin	Dispense	Return
S_RDY	S_10	S_20	Self	1	0	0	0
S_10	S_20	S_30	Self	0	1	0	0
S_20	S_30	S_DISP	Self	0	1	0	0
S_30	S_DISP	S_RET	Self	0	1	0	0
S_DISP	S_RDY	S_RDY	S_RDY	0	0	1	0
S_RET	S_RDY	S_RDY	S_RDY	0	0	0	1



Redundant states in ASM

- If we start out as a descision tree -always branching to new stateswe will get redundant states.
- State can be removed when
 - (descisions for) next state and output is equal to another state



Redundant states in state diagram

- Can be easier to spot
 - We need to know all output based on state to be sure



Redundant states in output table

- Can be difficult to spot...
 - Names may confound
 - Both state and output must be checked
 - Here: otherwise DISP = RET ..?
 - It may be useful to use «self» rather than state name when going to the same state.

State	10c	20c	No coin	Transition to self	Ready	Coin	Dispense	Return
S_RDY	S_10	S_20	Self	Yes	1	0	0	0
S_10	S_20_2	S_30	Self	Yes	0	1	0	0
S_20	S_30	S_DISP	Self	Yes	0	1	0	0
S_20_2	S_30_2	S_DISP	Self	Yes	0	1	0	0
S_30	S_DISP	S_RET	Self	Yes	0	1	0	0
S_30_2	S_DISP	S_RET	Self	Yes	0	1	0	0
S_DISP	-	-	S_RDY	No	0	0	1	0
S_RET	-	-	S_RDY	No	0	0	0	1

• States that we only sweep through are candidates for creating mealy outputs...

UiO Department of Informatics

University of Oslo

Mealy optimization

Identify states that are run through in one clock cycle without descision boxes

- Is the output depending on being decoded in a different state than the previous?
- 2. Does timing requirements that dictates a separate state?
- If no on both: create a Mealy-ouput box, in place of the old state



20/Return

Coding state machine using VHDL

- Make your own states as «enumerated» type.
 - This simplifies reading a lot (example next slide)
- Use three processes / statements
 - 1. One for assigning the state = declaring FF's
 - based clock (and reset when asynchronous reset)
 - 2. One for deciding the next state (next_state CL).
 - · based on previous state and inputs
 - 3. One for setting outputs (ouput CL)
 - based present state (and inputs if Mealy type)
 - Sometimes 2. and 3. can be combined
 - In simple cases where the output has very little decoding

FSM in VHDL 1/2

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
```

```
entity vending is
   port(
        clk, reset, twenty, ten : in std_logic;
        ready, coin, dispense, ret : out std_logic);
end entity vending;
```

```
architecture asm of vending is
  type state_type is (S_RDY, S_10, S_20, S_30);
  signal present_state, next_state : state_type;
begin
```

Continues next slide

```
-- 1: sequential state assignment:
present state <=
  S RDY when reset else
  next state when rising edge(clk);
-- 2: combinatorial next state logic
next state CL: process (twenty, ten, present state) is
begin
  case present state is
   when S RDY =>
      next state <=</pre>
       S 10 when ten else
       S 20 when twenty else
        S RDY;
   when S 10 =>
     next state <=</pre>
       S 20 when ten else
       S 30 when twenty else
       S 10;
    when S 20 =>
      next state <=</pre>
       S 30 when ten else
       S RDY when twenty else
       S 20;
    when S 30 =>
      next state <= S 30 when not(ten or twenty) else S RDY;</pre>
  end case;
end process next state CL;
```

UiO **Content of Informatics**

University of Oslo

FSM in VHDL 2/2

```
-- 3: combinatorial output logic
  output CL: process(all) is
  begin
    --default output values
    ready <= '0';
    dispense <= '0';</pre>
    ret <= '0';
    coin <= '0';
    -- state based assignment
    case present state is
     when S RDY =>
        readv <= '1';
      when S 10 =>
        coin <= '1';</pre>
      when S 20 =>
        coin <= '1';
        dispense <= '1' when twenty;
      when S 30 =>
        coin <= '1';</pre>
        dispense <= '1' when ten;</pre>
        ret <= '1' when twenty;</pre>
    end case;
  end process output CL;
end architecture asm;
```

```
-- ALTERNATIVE ouput_CL:
ready <= '1' when present_state = S_RDY else '0';
coin <= not ready;
dispense <= '1' when
  (present_state = S_20 and twenty = '1') or
  (present_state = S_30 and ten = '1') else '0';
ret <= '1' when (present_state = S_30 and twenty = '1') else '0';</pre>
```

- Optional alternative replaces 3
 - Consider how compactness affects readability

Test bench for FSM

- Uses file I/O template from previous lecture-
- Input procedural
- Output in a separate process

UiO **Content of Informatics**

University of Oslo

```
library IEEE;
 use IEEE.STD LOGIC 1164.all;
 use IEEE.numeric std.all;
 use STD.textio.all;
entity tb vending is
end entity;
architecture behavioral of tb vending is
 component vending is
   port(
     clk, reset, twenty, ten : in std logic;
     ready, coin, dispense, ret : out std logic);
 end component;
 signal clk, reset, twenty, ten: std logic := '0';
 signal ready, coin, dispense, ret: std logic;
 constant CLK PERIOD : time := 10 ns;
begin
 DUT: vending
 port map(
```

```
clk => clk,
reset => reset,
twenty => twenty,
ten => ten,
ready => ready,
coin => coin,
dispense => dispense,
ret => ret);
```

clk <= not clk after CLK_PERIOD/2;</pre>

```
check_output: process(clk) is
variable in_machine: integer := 0;
constant COIN_DIGITS : integer := 3;
constant SPACER : integer := 1;
-- log output file
file log_file: text open write_mode is "vending_log.txt";
variable log_line: line;
```

```
begin
```

```
if rising edge(clk) then
    --keep track of coins
   if ret = '1' or dispense = '1' then
     in machine := 0;
   elsif ten then
     in machine := in machine + 10;
   elsif twenty then
     in machine := in machine + 10;
    end if;
   --report errors to console
   assert (in machine < 40)
     report ("coin overflow: ", integer'image(in machine))
     severity error;
   -- report to file
   write(log line, in machine, field => COIN DIGITS);
   write(log line, ready, field => + 2*SPACER);
   write(log line, coin, field => + 2*SPACER);
   write(log line, dispense, field => + 2*SPACER);
   write(log line, ret, field => + 2*SPACER);
   writeline(log file, log line);
 end if;
end process;
```

Stimuli next slide

UiO **Compartment of Informatics**

University of Oslo

TB stimuli:

- Usually one main process
 for stimuli
 - Except for clock generation
- Use procedures for file IO
- Testing can be done for each new input data or in a separate process...

```
process is
  type t_coin is (te, tw); -- ten, twenty abbreviated
  file stimuli_file: text open read_mode is "vending_stimuli.txt";
  variable stimuli_line: line;
  variable stimuli_coin: t_coin;
  variable stimuli_periods: integer := 0;
  variable str : string(2 downto 1);
```

```
procedure set_stimuli is
begin
    readline(stimuli_file, stimuli_line);
    read(stimuli_line, str);
    stimuli_coin := t_coin'value(str);
    read(stimuli_line, stimuli_periods);
    ten <= '1' when stimuli_coin = te else '0';
    twenty <= '1' when stimuli_coin = tw else '0';
end procedure;</pre>
```

```
begin
```

```
-- initial reset:
wait for CLK_PERIOD/2;
reset <= '1';
wait for CLK_PERIOD;
reset <= '0';
wait for CLK_PERIOD;
```

```
while not endfile(stimuli_file) loop
  set_stimuli;
  wait for CLK_PERIOD;
  ten <= '0';
  twenty <= '0';
  wait for CLK_PERIOD*stimuli_periods;
  end loop;
  file_close(stimuli_file);
  -- file_close(log_file);
  report ("Testing finished!");
  std.env.stop;
end process;</pre>
```

Video resources

(Created for INF3430, updated with autotext 2023)

- FSM intro (37s)
 - <u>https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/0-fsm-intro.mp4?vrtx=view-as-webpage</u>
- FSM Basics (2:05)
 - https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/1-fsm.mp4?vrtx=view-as-webpage
- ASM State Diagrams (7:44)
 - <u>https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/2-asm.mp4?vrtx=view-as-webpage</u>
 - Note: 3:50 register operation '←' not sufficiently described
- ASM Examples (5:30)
 - https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/2b-asm-examples.mp4?vrtx=view-as-webpage
- FSM Synthesis to VHDL (4:43)
 - https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/3-fsm-synthesis.mp4?vrtx=view-as-webpage
- FSM Example (6:56)
 - <u>https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/4-fsm-example.mp4?vrtx=view-as-webpage</u>
 - Note: Legacy vhdl code presented. Download updated code (2023) for state machines here:
 - https://www.uio.no/studier/emner/matnat/ifi/IN3160/v23/fsm-videoer/src-traffic.zip

Suggested reading

- D&H:
 - 14 p305-324
 - 16 p344-372

Some (free) tools for making charts

- <u>https://app.diagrams.net/</u> (browser based)
- <a>www.lucidchart.com (browser based, signup)
- <u>Dia</u> (Small, requires installation, all platform GNU)
- LibreOffice (large, GNU)
- <u>http://diagramo.com/</u> (browser based, signup)