# **INF2270 — Spring 2010**

HF1

Philipp Häfliger

## errure 9: Course Summary/Repetition (2/2)



UNIVERSITETET I OSLO

Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

Optimizing Hardware Performance Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)



Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

Optimizing Hardware Performance Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





▲□▶ ▲□▶ ▲ 三▶ ▲ 三 ● ○ ○ ○

# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview

CU EU, ALU Memory I/O

### **Optimizing Hardware Performance**

Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





# **Von Neumann Overview**



#### Lecture 9: Course Summary/Repetition (2/2)





▲□▶ ▲□▶ ▲ 글▶ ▲ 글▶ 글 りへの

# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

### **Optimizing Hardware Performance**

Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





# **CU Registers**

- PC: (program counter, also called instruction pointer (IP)) the register holding the memory address of the next machine code instruction.
- IR: (instruction register) the register holding the machine code of the instruction that is executed.
- MAR: (memory address register) half of the CPU-memory interface, holding the memory address to be read or written to.
- MBR: (memory buffer register) the other half of the CPU-memory interface, holding the data just read from or to be written to the memory.

Lecture 9: Course Summary, Ryptically connectable as input to the ALU.





## CU as FSM

The CU is a FSM with its registers defining its state and the memory provideds its input, i.e. the program and the data. However, it is not usually decribed with a complete characteristic table and often designed as several interlinked FSMs.

Lecture 9: Course Summary/Repetition (2/2)



▲□▶ ▲@▶ ▲≧▶ ▲≧▶ ≧ ∽0.00

# **Register Transfer Language (RTL)**

expression	meaning	
Х	register X or unit X	
[X]	the content of X	
←	replace/insert or execute code	
M()	memory M	
[M([X])]	memory content at address [X]	
An example:		

 $[IR] \leftarrow [MBR]$  transfer the content of the MBR to the IR

Lecture 9: Course Summary/Repetition (2/2)



▲□▶▲圖▶▲喜▶▲喜▶ = のへで

## Microarchitecture



Lecture 9: Course Summary/Repetition (2/2)





# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU **EU, ALU** Memory I/O

### **Optimizing Hardware Performance**

Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





# **ALU Registers**

accumulator: a dedicated register that stores one operand and the result of the ALU. Several accumulators (or general purpose registers in the CPU) allow for storing of intermediate results, avoiding (costly) memory accesses.

flag/status register: a register where each single bit stands for a specific property of the result from (or the input to) the ALU, like carry in/out, equal to zero, even/uneven ...

Lecture 9: Course Summary/Repetition (2/2)





# 1-bit ALU



#### Lecture 9: Course Summary/Repetition (2/2)





▲□▶ ▲@▶ ▲ 差▶ ▲ 差▶ 2 の Q @

# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory

### **Optimizing Hardware Performance**

Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





### random access memory (RAM)

The name refers to a memory where one can address individual words at any time, as opposed to memory content that can only be accessed in sequence (e.g. read out from a camera frame, or a hard drive that has to rotate to the right place first).

Lecture 9: Course Summary/Repetition (2/2)



15

▲□▶▲@▶▲콜▶▲콜▶ 돌 ∽੧੧

## **SRAM**



#### Lecture 9: Course Summary/Repetition (2/2)





▲□▶ ▲□▶ ▲ 三▶ ▲ 三 りへの

## DRAM



sense amplifier

#### Lecture 9: Course Summary/Repetition (2/2)

ίĤ

UNIVERSITETET I OSLO

▲□▶ ▲□▶ ▲ 三▶ ▲ 三 ● ○ ○ ○

# SRAM vs. DRAM

	SRAM	DRAM
access speed	+	-
memory density	-	+
no refresh needed	+	-
simple internal control	+	
price per bit	-	+

Lecture 9: Course Summary/Repetition (2/2)

#### ◆ ◀ ≣ ◆ ≣ → ٩

UNIVERSITETET I OSLO

fi

# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

### **Optimizing Hardware Performance**

Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





# **Interrupt Controlled I/O**



Lecture 9: Course Summary/Repetition (2/2)

# ifi



< □ ▶ < @ ▶ < 差 ▶ < 差 ▶ 差 りへの

Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

Optimizing Hardware Performance Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)



21

< □ ▶ < □ ▶ < 三 ▶ < 三 ▶ < □ ▶ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ∧ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ < □ ♪ <

# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

## Optimizing Hardware Performance Memory Hierarchy

Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





# **Memory Hierarchy Motivation**

A hierarchical memory structure is employed to ameliorate the von Neumann bottle neck by trying to keep frequently accessed data in the hierarchy's fastest level, trading in speed vs. cost and speed vs. size.

Lecture 9: Course Summary/Repetition (2/2)



23

▲□▶▲@▶▲콜▶▲콜▶ 돌 ∽੧੧

## **Memory Hierarchy Structure**



## **Access Times and Size**

~ 1ns	$\sim 100B$
$\sim \geq 1$ ns	$\sim 10 \text{kB}$
~ 2ns-10ns	$\sim 1 \text{MB}$
~ 20ns-100ns	$\sim 1 \text{GB}$
$\sim 100$ ns-1 $\mu$ s	~ 10-100GB
~ 1ms	~ 0.1-1TB
	~ 1ns ~≥ 1ns ~ 2ns-10ns ~ 20ns-100ns ~ 100ns-1µs ~ 1ms

Lecture 9: Course Summary/Repetition (2/2)



(□▶ 4륜▶ 4 差▶ 4 분▶ (□) 200

# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

**Optimizing Hardware Performance** 

Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





# **Pipelined Instruction Execution**



# Lecture Summary and Brief Repetition: von Neumann Architecture

Overview CU EU, ALU Memory I/O

**Optimizing Hardware Performance** 

Memory Hierarchy Pipelining Superscalar CPU

Lecture 9: Course Summary/Repetition (2/2)





# **Superscalar Execution**



▲□▶▲□▶▲三▶▲三▶ 三 りへぐ