INF2270, exercise in combinational logic two's complement arithmetic: example solution

P. Häfliger

February 16, 2011

Task 1

Figure 1 shows a cascade of half adders that increment a 9-bit signed integer by 1. The bus notation 'C(7:0),1' lables the bus cables from the MSB to the LSB, with a constant input 1 for the LSB and recursive connections for the carry out of the first 8 bits to the next higher bit. The XOR and AND gate represent 9 gates in parallel. The first half adder receives a constant 1 as carry in bit and thus, 1 is added to the the input a(8:0) and the result S is equal to a+1.

Task 2

1101	1 =	_	27-32	=	-!	5
		_	119-128		-	
	-		85-128			
	-		000			
10000001	1 :	=	257 - 512	=	-255	5
111111111	1 :	=	511 - 512	=	-1	L
What is the corresponding 8 bit two's complement number for:						
-31	Ê	-3	31 + 256 = 2	25	=	11100001
-32	$\hat{=}$	-3	32 + 256 = 2	24	=	11100000
-127	$\hat{=}$	-1	27 + 256 = 27 + 27 + 256 = 27 + 27 + 27 + 27 + 27 + 27 + 27 + 27	129	=	10000001
-128	$\hat{=}$	-1	28 + 256 = 3	128	=	1000000
-77	$\hat{=}$	-7	7+256=1	79	=	10110011
22	$\hat{=}$		22		=	00001010




Figure 1: A circuit that increments a 9-bit integer by 1