## INF2270, example solution: more detailed pipelining speed-up and a counter with synchronous load

P. Häfliger

April 6, 2010

## Pipelined Processor Absolute Speed-Up

Part 1:

1. 
$$\frac{1 \text{GHz}}{4 \text{CPI}} = 250 \text{MIPS}$$

2. 
$$\frac{900 \text{MHz}}{1.2 \text{CPI}} = 750 \text{MIPS}$$

Part 2:

- 1. 1/259ps=3.86GHz3.86GIPS  $\frac{3.86GIPS}{250MIPS} = 15.44$  times faster
- $\begin{array}{ll} 2. & \frac{3.86 \mathrm{GHz}}{1.2 \mathrm{CPI}} = 3.22 \mathrm{GIPS} \\ & \frac{3.22 \mathrm{GIPS}}{250 \mathrm{MIPS}} = 12.88 \ \mathrm{times} \ \mathrm{faster} \end{array}$
- 3.  $\frac{\frac{3980 \text{ps}}{16} + 20 \text{ps} = 269 \text{ps}}{\frac{16}{269 \text{ps}} = 3.72 \text{GHz}}$  $\frac{3.72 \text{GHz}}{1.2 \text{CPI}} = 3.10 \text{GIPS}$

## Synchronous Counter with load

Figure 1 shows one possible solution. Remember that a JK flipflop works like a T-flipflop if J and K are shortened. This is the case if LD=0 since the same signal is routed to both J and K through the multiplexers and the circuit becomes equivalent to the synchronous counter without a LD control signal.

When LD=1, on the other hand, K receives the inverted J signal and J is shorted to the input. Thus, on the next clock edge, the value I is loaded into the counter.



Figure 1: A counter with LD and CE control signals