

Intro

INF4140 - Models of concurrency

Intro, lecture 1

Høsten 2014

29. 08. 2014



Introduction

- overview
- motivation
- simple examples and considerations

Start

a bit about

- concurrent programming with critical sections and waiting.
Read^a also [Andrews, 2000, chapter 1] for some background
- interference
- the await-language

^ayou!, as course participant

What this course is about


- Fundamental issues related to cooperating parallel processes
- How to think about developing parallel processes
- Various language mechanisms, design patterns, and paradigms
- Deeper understanding of parallel processes:
 - (informal and somewhat formal) analysis
 - properties

- Sequential program: one control flow thread
- Parallel program: several control flow threads

Parallel processes need to exchange information.

We will study two different ways to organize communication between processes:

- Reading from and writing to *shared variables* (part I of the course)
- Communication with *messages* between processes (part II of the course)



- atomic operations
- interference
- deadlock, livelock, liveness, fairness
- parallel programs with locks, critical sections and (active) waiting
- semaphores and passive waiting
- monitors
- formal analysis (Hoare logic), invariants
- Java: threads and synchronization

- asynchronous and synchronous message passing
- basic mechanisms: RPC (remote procedure call), rendezvous, client/server setting, channels
- Java's mechanisms
- analysis using histories
- asynchronous systems

Why shared (global) variables?

- reflected in the HW in conventional architectures
- there may be several CPUs inside one machine (or multi-core nowadays).
- natural interaction for tightly coupled systems
- used in many important languages, e.g., Java's multithreading model.
- even on a single processor: use many processes, in order to get a natural partitioning
- potentially greater efficiency and/or better latency if several things happen/appear to happen "at the same time".¹

e.g.: several active windows at the same time

¹Holds for concurrency in general, not just shared vars, of course.

Simple example

Global variables: x , y , and z . Consider the following **program**:

$$x := x + z; y := y + z;$$

Pre/post-condition

- executing a program (resp. a program fragment) \Rightarrow state-change
- the conditions describe the state of the global variables before and after a program statement
- These conditions are meant to give an understanding of the program, and are not part of the executed code.

Can we use parallelism here (without changing the results)?

If operations can be performed *independently* of one another, then concurrency may increase performance

Simple example

Global variables: x , y , and z . Consider the following **program**:

before
 $\{ x \text{ is } a \text{ and } y \text{ is } b \} \quad x := x + z; y := y + z;$

Pre/post-condition

- executing a program (resp. a program fragment) \Rightarrow state-change
- the conditions describe the state of the global variables before and after a program statement
- These conditions are meant to give an understanding of the program, and are not part of the executed code.

Can we use parallelism here (without changing the results)?

If operations can be performed *independently* of one another, then concurrency may increase performance

Extend the language with a construction for *parallel composition*:

$$\text{co } S_1 \parallel S_2 \parallel \dots \parallel S_n \text{ oc}$$

Execution of a parallel composition happens via the **concurrent** execution of the component processes S_1, \dots, S_n and terminates normally if all component processes terminate normally.

Example

$$\{ x \text{ is } a, y \text{ is } b \} x := x + z ; y := y + z \{ x = a + z, y = b + z \}$$

Extend the language with a construction for *parallel composition*:

$$\text{co } S_1 \parallel S_2 \parallel \dots \parallel S_n \text{ oc}$$

Execution of a parallel composition happens via the **concurrent** execution of the component processes S_1, \dots, S_n and terminates normally if all component processes terminate normally.

Example

$\{ x \text{ is } a, y \text{ is } b \} \text{ co } x := x+z \parallel y := y+z \text{ oc } \{ x = a+z, y = b+z \}$

Interaction between processes

Processes can *interact* with each other in *two* different ways:

- *cooperation* to obtain a result
- *competition* for common resources

The organization of this interaction is what we will call *synchronization*.

Synchronization

Synchronization (veeery abstractly) = **restricting** the possible interleavings of parallel processes (so as to avoid “bad” things to happen and to achieve “positive” things)

- increasing “atomicity” and *mutual exclusion (Mutex)*: We introduce *critical sections* of which *cannot* be executed concurrently
- *Condition synchronization*: A process must **wait** for a specific condition to be satisfied before execution can continue.

Definition (Atomic)

An operation is **atomic** if it cannot be subdivided into smaller components.

Note

- A statement with at most one atomic operation, in addition to operations on local variables, can be considered atomic!
- We can do as if atomic operations do not happen concurrently!
- What is atomic depends on the language/setting: **fine-grained** and **coarse-grained** atomicity.
- e.g.: Reading and writing of a global variable is usually atomic.²
- For some (high-level) languages: assignments $x := e$ atomic operations, for others, not (reading of the variables in the expression e , computation of the value e , followed by writing to x .)

Atomic operations on global variables

- fundamental for (shared var) concurrency
- also: process *communication* may be represented by variables: a communication channel corresponds to a variable of type vector.
- associated to global variables: a set of *atomic operations*
- typically: read + write,
- in HW, e.g. LOAD/STORE
- channels as global data: *send* and *receive*
- **x-operations**: atomic operations on a variable x

Mutual exclusion

Atomic operations on a variable cannot happen simultaneously.

Example

$$\{ x = 0 \} \quad \text{co } x := x + 1 \parallel x := x - 1 \quad \text{oc } \{ ? \}$$

final state? (i.e., post-condition)

- Assume:
 - each process is executed on its own processor
 - and/or: the processes run on a multi-tasking OSand that x is part of a **shared** state space, i.e. a shared var
- Arithmetic operations in the two processes can be executed simultaneously, but read and write operations on x must be performed sequentially/atomically.
- *order* of these operations: dependent on relative processor speed and/or scheduling
- outcome of such programs: *difficult* to predict!
- “**race**” on x or race condition
- as for races in practice: it's simple, avoid them at (almost) all costs

$$\{ x = 0 \} \quad \text{co } x := x + 1 \quad || \quad x := x - 1 \quad \text{oc } \{ ? \}$$

P_1 P_2

Listing 1: Atomic steps for $x := x + 1$

```
1  read x;  
2  inc;  
3  write x;
```

4 atomic x -operations:

- P_1 reads (R1) value of x
- P_1 writes (W1) a value into x ,
- P_2 reads (R2) value of x , and
- P_2 writes (W2) a value into x .

Interleaving & possible execution sequences

- “program order”:³
 - R1 must happen before W1 and
 - R2 before W2
 - inc and dec (“-1”) work process-local⁴
- ⇒ remember (e.g.) `inc; write x` behaves “as if” atomic
(alternatively `read x; inc`)

operations can be sequenced in 6 ways (“interleaving”)

| | | | | | |
|-------|----|----|----|----|----|
| R1 | R1 | R1 | R2 | R2 | R2 |
| W1 | R2 | R2 | R1 | R1 | W2 |
| R2 | W1 | W2 | W1 | W2 | R1 |
| W2 | W2 | W1 | W2 | W1 | W1 |
| <hr/> | | | | | |
| 0 | -1 | 1 | -1 | 1 | 0 |

³A word aside: as natural as this seems: in a number of modern architecture/modern languages & their compilers, **this is not guaranteed!** Cf. Java’s memory model, or weak memory models in general.

⁴e.g.: in an arithmetic register, or a local variable (not mentioned in the code).

- final states of the program (in x): $\{0, 1, -1\}$
- **Non-determinism:** result can vary depending on factors *outside* the program code
 - timing of the execution
 - scheduler
- as (post)-condition:⁵ $x = -1 \vee x = 0 \vee x = 1$

⁵Of course, things like $x \in \{-1, 0, 1\}$ or $-1 \leq x \leq 1$ are equally adequate formulations of the postcondition.

Non-determinism

- final states of the program (in x): $\{0, 1, -1\}$
- **Non-determinism**: result can vary depending on factors *outside* the program code
 - timing of the execution
 - scheduler
- as (post)-condition:⁵ $x = -1 \vee x = 0 \vee x = 1$

$\{ \} \quad x := 0; \text{co } x := x + 1 \parallel x := x - 1 \text{ oc}; \quad \{ x = -1 \vee x = 0 \vee x = 1 \}$

⁵Of course, things like $x \in \{-1, 0, 1\}$ or $-1 \leq x \leq 1$ are equally adequate formulations of the postcondition.

State-space explosion

- Assume 3 processes, each with the same number of atomic operations
- consider executions of $P_1 \parallel P_2 \parallel P_3$

| nr. of atomic op's | nr. of executions |
|--------------------|-------------------|
| 2 | 90 |
| 3 | 1680 |
| 4 | 34 650 |
| 5 | 756 756 |

- different executions can lead to different final states.
- even for simple systems: *impossible* to consider every possible execution

For n processes with m atomic statements each:

$$\text{number of exec's} = \frac{(n * m)!}{m!^n}$$

The “at-most-once” property

Fine grained atomicity

only the very most basic operations (R/W) are atomic “by nature”

- however: some non-atomic interactions **appear** to be atomic.
- note: expressions do only read-access (\neq statements)
- **critical reference** (in an e): a variable changed by another process
- e without critical reference \Rightarrow evaluation of e as if atomic

Definition (At-most-once property)

$x := e$ satisfies the “**amo**”-property if

1. e contains *no* crit. reference
2. e with *at most one* crit. reference & x not *referenced*^a by other proc's

^aor just read.

assignments with at-most-once property can be considered atomic

The “at-most-once” property

Fine grained atomicity

only the very most basic operations (R/W) are atomic “by nature”

- however: some non-atomic interactions **appear** to be atomic.
- note: expressions do only read-access (\neq statements)
- **critical reference** (in an e): a variable changed by another process
- e without critical reference \Rightarrow evaluation of e as if atomic

Definition (At-most-once property)

$x := e$ satisfies the “**amo**”-property if

1. e contains *no* crit. reference
2. e with *at most one* crit. reference & x not *referenced*^a by other proc's

^aor just read.

At most once examples

- In all examples: initially $x = y = 0$. And r, r' etc: local var's (registers)
- co and oc around ... \parallel ... omitted

$x := x + 1 \parallel y := x + 1$

$x := y + 1 \parallel y := x + 1 \quad \{ (x, y) \in \{(1, 1), (1, 2), (2, 1)\} \}$

$x := y + 1 \parallel x := y + 3 \parallel y := 1 \quad \{y = 1 \wedge x = 1, 2, 3, 4\}$

$r := y + 1 \parallel r' := y - 1 \parallel y := 5$

$r := x - x \parallel \dots \quad \{\text{is } r \text{ now } 0?\}$

$x := x \parallel \dots \quad \{\text{same as skip?}\}$

if $y > 0$ then $y := y - 1$ fi \parallel if $y > 0$ then $y := y - 1$ fi

The course's first programming language: the await-language

- the usual sequential, imperative constructions such as assignment, if-, for- and while-statements
- **cobegin**-construction for parallel activity
- processes
- critical sections
- **await**-statements for (active) waiting and conditional critical sections

We use the following syntax for non-parallel control-flow⁶

Declarations

```
int i = 3;
int a[1:n];
int a[n];7
int a[1:n] = ([n] 1);
```

Assignments

```
x := e;
a[i] := e;
a[n]++;
sum += i;
```

Seq. composition

statement; statement

Compound statement

{statements}

Conditional

if statement

While-loop

while (condition) statement

For-loop

for [i = 0 to n - 1]statement

⁶The book uses more C/Java kind of conventions, like = for assignment and == for logical equality.

⁷corresponds to: `int a[0:n-1]`

$$\text{co } S_1 \parallel S_2 \parallel \dots \parallel S_n \text{ oc}$$

- The statement(s) of each arm S_i are executed *in parallel* with those of the other arms.
- Termination: when all “arms” S_i have terminated (“join” synchronization)

```
1  process foo {  
2    int sum := 0;  
3    for [i=1 to 10]  
4      sum += 1;  
5    x := sum;  
6  }
```

- Processes evaluated in arbitrary order.
- Processes are declared (as methods/functions)
- side remark: the convention “declaration = start process” is *not* used in practice.⁸

⁸one typically separates declaration/definition from “activation” (with good reasons). Note: even *instantiation* of a runnable interface in Java starts a process. Initialization (filling in initial data into a process) is tricky business.

Example

```
process bar1 dir0o
for [i = 1 to n]
write(i); }
```

```
process bar2[i=1 to n] dir0o
write(i);
}
```

Starts one process.

The numbers are printed in increasing order.

Starts n processes.

The numbers are printed in arbitrary order because the execution order of the processes is *non-deterministic*.

- \mathcal{V} : *statement* \rightarrow *variable set*: set of global variables in a statement (also for expressions)
- \mathcal{W} : *statement* \rightarrow *variable set* set of global *write*-variables

$$\begin{aligned}\mathcal{V}(x := e) &= \mathcal{V}(e) \cup \{x\} \\ \mathcal{V}(S_1; S_2) &= \mathcal{V}(S_1) \cup \mathcal{V}(S_2) \\ \mathcal{V}(\text{if } b \text{ then } S) &= \mathcal{V}(b) \cup \mathcal{V}(S) \\ \mathcal{V}(\text{while } (b)S) &= \mathcal{V}(b) \cup \mathcal{V}(S)\end{aligned}$$

\mathcal{W} analogously, except the most important difference:

$$\mathcal{W}(x := e) = \{x\}$$

- note: expressions side-effect free

- Parallel processes without common (=shared) global variables: without *interference*

$$\mathcal{V}(S_1) \cap \mathcal{V}(S_2) = \emptyset$$

- *read-only* variables: no interference.
- The following *interference criterion* is thus sufficient:

$$\mathcal{V}(S_1) \cap \mathcal{W}(S_2) = \mathcal{W}(S_1) \cap \mathcal{V}(S_2) = \emptyset$$


- cf. notion of *race* (or *race condition*)
- remember also: *critical* references/amo-property
- programming practice: `final` variables in Java

- A *state* in a parallel program consists of the values of the global variables at a given moment in the execution.
- Each process executes independently of the others by *modifying* global variables using atomic operations.
- An execution of a parallel program can be modelled using a *history*, i.e. a sequence of operations on global variables, or as a sequence of states.
- For non-trivial parallel programs: *very many possible histories*.
- synchronization: conceptually used to *limit* the possible histories/interleavings.

Properties

- property = predicate over programs, resp. their histories
- A (true) *property* of a program⁹ is a predicate which is true for all possible histories of the program.
- Two types:
 - *safety* property: program will not reach an undesirable state
 - *liveness* property: program will reach a desirable state.
- *partial correctness*: If the program terminates, it is in a desired final state (safety property).
- *termination*: all histories are finite.¹⁰
- *total correctness*: The program terminates and is partially correct.

⁹the program “has” that property, the program satisfies the property ...

¹⁰that’s also called *strong* termination. Remember: non-determinism. 

Properties: Invariants

- *invariant* (adj): constant, unchanging
- cf. also “loop invariant”

Definition (Invariant)

an **invariant** = state property, which holds for holds for all **reachable** states.

- safety property
- appropriate for also non-terminating systems (does not talk about a final state)
- *global* invariant talks about the state of many processes at once, preferably the entire system
- *local* invariant talks about the state of one process

proof principle: induction

one can show that an invariant is correct by

1. showing that it holds initially,
2. and that each atomic statement maintains it.

How to check properties of programs?

- *Testing or debugging* increases confidence in a program, but gives no guarantee of correctness.
- *Operational reasoning* considers *all* histories of a program.
- *Formal analysis*: Method for reasoning about the properties of a program without considering the histories one by one.

Dijkstra's dictum:

A test can only show errors, but “never” prove correctness!

Mutual exclusion: combines sequences of operations in a *critical section* which then behave like atomic operations.

- When the non-interference requirement parallel processes does not hold, we use *synchronization* to restrict the possible histories.
- Synchronization gives coarse-grained atomic operations.
- The notation $\langle S \rangle$ means that S is performed **atomically**.¹¹

Atomic operations:

- Internal states are *not visible* to other processes.
- Variables *cannot* be changed underway by other processes.
- S : like executed in a **transaction**

Example The example from before can now be written as:

```
int x := 0; co  $\langle x := x + 1 \rangle$  ||  $\langle x := x - 1 \rangle$  oc { x = 0 }
```

¹¹In programming languages, one could find it as `atomic{S}` or similar.

Await statement

$$\langle \text{await}(b) S \rangle$$

- boolean condition b : *await condition*
- body S : executed atomically (conditionally on b)

Example

$$\langle \text{await}(y > 0) y := y - 1 \rangle$$

- *synchronization*: decrement **delayed** until (if ever) $y > 0$ holds

2 special cases

- unconditional critical section or “mutex”¹²

$$\langle x := 1; y := y + 1 \rangle$$

- Condition synchronization:¹³

$$\langle \text{await}(counter > 0) \rangle$$

¹²Later, a special kind of semaphore (a binary one) is also called a “mutex”. Terminology is a bit flexible sometimes.

¹³one may also see sometimes just `await(b)`: however, eval. of *b* better be *atomic* and under *no* circumstances must *b* have *side-effects* (**never, ever. Seriously**).

Typical pattern

```
1  int counter = 1;
2  < await (counter > 0)
3      counter := counter - 1; >           // start CS
4  critical statements;
5  counter := counter + 1                 // end CS
```

- “critical statements” *not* enclosed in \langle angle brackets \rangle . Why?
- **invariant**: $0 \leq counter \leq 1$ (= counter acts as “*binary lock*”)
- very bad style would be: touch counter inside “critical statements” or elsewhere (e.g. access it *not* following the “await-inc-CR-dec” pattern)
- in practice: beware(!) of **exceptions** in the critical statements

Example: (rather silly version of) producer/consumer synchronization

- strong *coupling*
- buf as shared variable (“one element buffer”)
- **synchronization**
 - coordinating the “speed” of the two procs (rather strictly here)
 - to avoid, reading data which is not yet produced
 - (related:) avoid w/r conflict on shared memory

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5     int a[N];...
6     while (p < N) {
7         < await (p = c) ; >
8         buf := a[p];
9         p := p+1;
10    }
11 }
12
13 process Consumer {
14    int b[N];...
15    while (c < N) {
16        < await (p > c) ; >
17        b[c] := buf;
18        c := c+1;
19    }
20 }
```

Example (continued)

a:

buf: p: c: n:

b:

- An invariant holds in *all states* in *all* histories (traces/executions) of the program (starting in its initial state(s)).
- *Global invariant*: $c \leq p \leq c+1$
- *Local invariant (Producer)*: $0 \leq p \leq n$

Locks & barriers

INF4140 - Models of concurrency

Locks & barriers, lecture 2

Høsten 2014

5. 9. 2014



Mandatory assignment 1 (“oblig”)

- Deadline: Friday September 26 at 18.00
- Possible to work in pairs
- Online delivery (Devilry): <https://devilry.ifi.uio.no>

- Central to the course are general mechanisms and issues related to parallel programs
- **Previous class:** *await language* and a simple version of the *producer/consumer* example

Today

- Entry- and exit protocols to *critical sections*
 - Protect reading and writing to *shared variables*
- *Barriers*
 - Iterative algorithms:
Processes must *synchronize* between each iteration
 - Coordination using *flags*

- Central to the course are general mechanisms and issues related to parallel programs
- **Previous class:** *await language* and a simple version of the *producer/consumer* example

Today

- **Entry- and exit protocols to *critical sections***
 - Protect reading and writing to *shared variables*
- ***Barriers***
 - Iterative algorithms:
Processes must *synchronize* between each iteration
 - Coordination using *flags*

Remember: await-example: Producer/Consumer

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5      int a[N];...
6      while (p < N) {
7          < await (p = c) ; >
8          buf := a[p];
9          p := p+1;
10     }
11 }
```

```
        process Consumer {
        int b[N];...
        while (c < N) {
        < await (p > c) ; >
        b[c] := buf;
        c := c+1;
        }
    }
```

Invariants

An invariant holds in *all states* in all histories of the program.

- global invariant:
- local (in the producer):

Remember: await-example: Producer/Consumer

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5      int a[N];...
6      while (p < N) {
7          < await (p = c) ; >
8          buf := a[p];
9          p := p+1;
10     }
11 }
```

```

6  process Consumer {
7      int b[N];...
8      while (c < N) {
9          < await (p > c) ; >
10         b[c] := buf;
11         c := c+1;
12     }
13 }
```

Invariants

An invariant holds in *all states* in all histories of the program.

- global invariant:
- local (in the producer):

Remember: await-example: Producer/Consumer

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5      int a[N];...
6      while (p < N) {
7          < await (p = c) ; >
8          buf := a[p];
9          p := p+1;
10     }
11 }
```

```

6      process Consumer {
7          int b[N];...
8          while (c < N) {
9              < await (p > c) ; >
10             b[c] := buf;
11             c := c+1;
12         }
13     }
```

Invariants

An invariant holds in *all states* in all histories of the program.

- global invariant:
- local (in the producer):

Remember: await-example: Producer/Consumer

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5      int a[N];...
6      while (p < N) {
7          < await (p = c) ; >
8          buf := a[p];
9          p := p+1;
10     }
11 }

        process Consumer {
        int b[N];...
        while (c < N) {
        < await (p > c) ; >
        b[c] := buf;
        c := c+1;
        }
    }
```

Invariants

An invariant holds in *all states* in all histories of the program.

- global invariant: $c \leq p \leq c + 1$
- local (in the producer):

Remember: await-example: Producer/Consumer

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5      int a[N];...
6      while (p < N) {
7          < await (p = c) ; >
8          buf := a[p];
9          p := p+1;
10     }
11 }
```

```

6      process Consumer {
7          int b[N];...
8          while (c < N) {
9              < await (p > c) ; >
10             b[c] := buf;
11             c := c+1;
12         }
13     }
```

Invariants

An invariant holds in *all states* in all histories of the program.

- global invariant: $c \leq p \leq c + 1$
- local (in the producer): $0 \leq p \leq N$

Critical section

- Fundamental for concurrency
- Immensely intensively researched, many solutions
- **Critical section:** part of a program that is/needs to be “protected” against interference by other processes
- Execution under *mutual exclusion*
- Related to “atomicity”

Main question we are discussing today:

How can we implement critical sections / conditional critical sections?

- Various solutions and properties/guarantees
- Using *locks* and low-level operations
- SW-only solutions? HW or OS support?
- Active waiting (later semaphores and passive waiting)

Critical section

- Fundamental for concurrency
- Immensely intensively researched, many solutions
- **Critical section:** part of a program that is/needs to be “protected” against interference by other processes
- Execution under *mutual exclusion*
- Related to “atomicity”

Main question we are discussing today:

How can we *implement* critical sections / conditional critical sections?

- Various solutions and properties/guarantees
- Using *locks* and low-level operations
- SW-only solutions? HW or OS support?
- Active waiting (later semaphores and passive waiting)

Critical section

- Fundamental for concurrency
- Immensely intensively researched, many solutions
- **Critical section:** part of a program that is/needs to be “protected” against interference by other processes
- Execution under *mutual exclusion*
- Related to “atomicity”

Main question we are discussing today:

How can we *implement* critical sections / conditional critical sections?

- Various solutions and properties/guarantees
- Using *locks* and low-level operations
- SW-only solutions? HW or OS support?
- Active waiting (later semaphores and passive waiting)

Access to Critical Section (CS)

- Several processes compete for access to a shared resource
- Only one process can have access at a time:
“mutual exclusion” (mutex)
- Possible examples:
 - Execution of bank transactions
 - Access to a printer
- A solution to the CS problem can be used to *implement* *await*-statements

Access to Critical Section (CS)

- Several processes compete for access to a shared resource
- Only one process can have access at a time:
“mutual exclusion” (mutex)
- Possible examples:
 - Execution of bank transactions
 - Access to a printer
- A solution to the CS problem can be used to *implement* *await*-statements

Access to Critical Section (CS)

- Several processes compete for access to a shared resource
- Only one process can have access at a time:
“mutual exclusion” (mutex)
- Possible examples:
 - Execution of bank transactions
 - Access to a printer
- A solution to the CS problem can be used to *implement*
await-statements

Critical section: First approach to a solution

Operations on shared variables happen inside the CS.
Access to the CS must then be protected to prevent interference.

```
1  process p[i=1 to n] {  
2      while (true) {  
3          CEntry          # entry protocol to CS  
4          CS  
5          CExit          # exit protocol from CS  
6          non-CS  
7      }  
8  }
```

General pattern for CS

- **Assumption:** A process which enters the CS will eventually leave it.

⇒ **Programming advice:** be aware of exceptions inside CS!

Critical section: First approach to a solution

Operations on shared variables happen inside the CS.
Access to the CS must then be protected to prevent interference.

```
9   process p[i=1 to n] {  
10      while (true) {  
11         CEntry           # entry protocol to CS  
12         CS  
13         CExit           # exit protocol from CS  
14         non-CS  
15     }  
16 }
```

General pattern for CS

- Assumption: A process which enters the CS will eventually leave it.

⇒ Programming advice: be aware of exceptions inside CS!

Critical section: First approach to a solution

Operations on shared variables happen inside the CS.
Access to the CS must then be protected to prevent interference.

```
17   process p[i=1 to n] {  
18     while (true) {  
19       CEntry           # entry protocol to CS  
20       CS  
21       CExit           # exit protocol from CS  
22       non-CS  
23     }  
24   }
```

General pattern for CS

- **Assumption:** A process which enters the CS will eventually leave it.

⇒ **Programming advice:** be aware of exceptions inside CS!

Naive solution

```
1      int in = 1      # possible values in {1,2}
2
3
4      process p1 {
5          while (true) {
6              while (in=2) {skip};
7              CS;
8              in := 2;
9              non-CS
10         }
11
12         process p2 {
13             while (true) {
14                 while (in=1) {skip};
15                 CS;
16                 in := 1
17                 non-CS
18             }
19         }
20     }
```

- entry protocol: active/busy waiting
- exit protocol: atomic assignment

Naive solution

```
1      int in = 1          # possible values in {1,2}
2
3
4      process p1 {
5          while (true) {
6              while (in=2) {skip};
7              CS;
8              in := 2;
9              non-CS
10         }
11
12         process p2 {
13             while (true) {
14                 while (in=1) {skip};
15                 CS;
16                 in := 1
17                 non-CS
18             }
19         }
```

- **entry protocol:** active/busy waiting
- **exit protocol:** atomic assignment

Good solution? A solution at all? What's good, what's less so?

Naive solution

```
1      int in = 1          # possible values in {1,2}
2
3
4      process p1 {
5          while (true) {
6              while (in=2) {skip};
7              CS;
8              in := 2;
9              non-CS
10         }
11
12         process p2 {
13             while (true) {
14                 while (in=1) {skip};
15                 CS;
16                 in := 1
17                 non-CS
18             }
19         }
```

- **entry protocol:** active/busy waiting
- **exit protocol:** atomic assignment

Good solution? A solution at all? What's good, what's less so?

- More than 2 processes?
- Different execution times?

Desired properties

1. **Mutual exclusion (Mutex):** At any time, at most one process is inside CS.
2. **Absence of deadlock:** If all processes are trying to enter CS, at least one will succeed.
3. **Absence of unnecessary delay:** If some processes are trying to enter CS, while the other processes are in their non-critical sections, at least one will succeed.
4. **Eventual entry:** A process attempting to enter CS will eventually succeed.

NB: The three first are safety properties,¹⁴

The last a liveness property.

(SAFETY: no bad state, LIVENESS: something good will happen.)

¹⁴The question for points 2 and 3, whether it's safety or liveness, is slightly up-to discussion/standpoint!

Desired properties

1. **Mutual exclusion (Mutex):** At any time, at most one process is inside CS.
2. **Absence of deadlock:** If all processes are trying to enter CS, at least one will succeed.
3. **Absence of unnecessary delay:** If some processes are trying to enter CS, while the other processes are in their non-critical sections, at least one will succeed.
4. **Eventual entry:** A process attempting to enter CS will eventually succeed.

NB: The three first are safety properties,¹⁴
The last a liveness property.

(SAFETY: no bad state, LIVENESS: something good will happen.)

¹⁴The question for points 2 and 3, whether it's safety or liveness, is slightly up-to discussion/standpoint!

Desired properties

1. **Mutual exclusion (Mutex):** At any time, at most one process is inside CS.
2. **Absence of deadlock:** If all processes are trying to enter CS, at least one will succeed.
3. **Absence of unnecessary delay:** If some processes are trying to enter CS, while the other processes are in their non-critical sections, at least one will succeed.
4. **Eventual entry:** A process attempting to enter CS will eventually succeed.

NB: The three first are safety properties,¹⁴

The last a liveness property.

(SAFETY: no bad state, LIVENESS: something good will happen.)

¹⁴The question for points 2 and 3, whether it's safety or liveness, is slightly up-to discussion/standpoint!

A **safety property** expresses that a program does not reach a “bad” state. In order to prove this, we can show that the program will never leave a “good” state:

- Show that the property holds in all initial states
- Show that the program statements preserve the property

Such a (good) property is often called a *global invariant*.

A **safety property** expresses that a program does not reach a “bad” state. In order to prove this, we can show that the program will never leave a “good” state:

- Show that the property holds in all initial states
- Show that the program statements preserve the property

Such a (good) property is often called a *global invariant*.

A **safety property** expresses that a program does not reach a “bad” state. In order to prove this, we can show that the program will never leave a “good” state:

- Show that the property holds in all initial states
- Show that the program statements preserve the property

Such a (good) property is often called a *global invariant*.

Atomic sections

Used for synchronization of processes

- **General form:**

$$\langle \text{await}(B) S \rangle$$

- B: Synchronization condition
 - Executed atomically when B is true
- Unconditional critical section (B is true):

$$\langle S \rangle \tag{1}$$

S executed atomically

- Conditional synchronization:¹⁵

$$\langle \text{await}(B) \rangle \tag{2}$$

¹⁵We also use then just `await (B)` or maybe `await B`. But also in this case we assume that B is evaluated atomically.

Atomic sections

Used for synchronization of processes

- **General form:**

$$\langle \text{await}(B) S \rangle$$

- B: Synchronization condition
- Executed atomically when B is true
- **Unconditional critical section (B is true):**

$$\langle S \rangle \tag{1}$$

S executed atomically

- **Conditional synchronization:**¹⁵

$$\langle \text{await}(B) \rangle \tag{2}$$

¹⁵We also use then just `await (B)` or maybe `await B`. But also in this case we assume that B is evaluated atomically.

Atomic sections

Used for synchronization of processes

- **General form:**

$$\langle \text{await}(B) S \rangle$$

- B: Synchronization condition
- Executed atomically when B is true

- **Unconditional critical section (B is true):**

$$\langle S \rangle \tag{1}$$

S executed atomically

- **Conditional synchronization:**¹⁵

$$\langle \text{await}(B) \rangle \tag{2}$$

¹⁵We also use then just **await** (B) or maybe **await** B. But also in this case we assume that B is evaluated atomically.

Critical sections using locks

```
1  bool lock = false ;
2
3  process [i=1 to n] {
4      while (true) {
5          < await ( $\neg$  lock) lock := true >;
6          CS;
7          lock := false ;
8          non CS;
9      }
10 }
```

Safety properties:

- Mutex
- Absence of deadlock
- Absence of unnecessary waiting

What about taking away the angle brackets <...>?

Critical sections using locks

```
1  bool lock = false ;  
2  
3  process [i=1 to n] {  
4      while (true) {  
5          < await ( $\neg$  lock) lock := true >;  
6          CS;  
7          lock := false ;  
8          non CS;  
9      }  
10 }
```

Safety properties:

- Mutex
- Absence of deadlock
- Absence of unnecessary waiting

What about taking away the angle brackets <...>?

Critical sections using locks

```
1  bool lock = false ;  
2  
3  process [i=1 to n] {  
4      while (true) {  
5          < await ( $\neg$  lock) lock := true >;  
6          CS;  
7          lock := false ;  
8          non CS;  
9      }  
10 }
```

Safety properties:

- Mutex
- Absence of deadlock
- Absence of unnecessary waiting

What about taking away the angle brackets <...>?

“Test & Set”

Test & Set is a method/pattern for implementing *conditional atomic action*:

```
1 TS(lock) {  
2   < bool initial := lock;  
3   lock := true >;  
4   return initial  
5 }
```

Effect of TS(lock)

- **side effect**: The variable lock will always have value **true** after TS(lock),
- **returned value**: **true** or **false**, depending on the original state of lock
- exists as an **atomic HW instruction** on many machines.

“Test & Set”

Test & Set is a method/pattern for implementing *conditional atomic action*:

```
1  TS(lock) {  
2    < bool initial := lock;  
3    lock := true >;  
4    return initial  
5  }
```

Effect of TS(lock)

- **side effect**: The variable lock will always have value **true** after TS(lock),
- **returned value**: **true** or **false**, depending on the original state of lock
- exists as an **atomic HW instruction** on many machines.

“Test & Set”

Test & Set is a method/pattern for implementing *conditional atomic action*:

```
1 TS(lock) {  
2   < bool initial := lock;  
3   lock := true >;  
4   return initial  
5 }
```

Effect of TS(lock)

- **side effect**: The variable lock will always have value **true** after TS(lock),
- **returned value**: **true** or **false**, depending on the original state of lock
- exists as an **atomic HW instruction** on many machines.

Critical section with TS and spin-lock

Spin lock:

```
1  bool lock := false ;
2
3  process p [i=1 to n] {
4      while (true) {
5          while (TS(lock)) {skip};           # entry protocol
6          CS
7          lock := false ;                   # exit protocol
8          non-CS
9      }
10 }
```

NB:

Safety: Mutex, absence of deadlock and of unnecessary delay.

Strong fairness needed to guarantee eventual entry for a process

Variable `lock` becomes a hotspot!

Spin lock:

```
1  bool lock := false ;
2
3  process p [i=1 to n] {
4      while (true) {
5          while (TS(lock)) {skip};           # entry protocol
6          CS
7          lock := false ;                   # exit protocol
8          non-CS
9      }
10 }
```

NB:

Safety: Mutex, absence of deadlock and of unnecessary delay.

Strong fairness needed to guarantee eventual entry for a process

Variable `lock` becomes a hotspot!

Spin lock:

```
1  bool lock := false ;
2
3  process p [i=1 to n] {
4      while (true) {
5          while (TS(lock)) {skip};           # entry protocol
6          CS
7          lock := false ;                   # exit protocol
8          non-CS
9      }
10 }
```

NB:

Safety: Mutex, absence of deadlock and of unnecessary delay.

Strong fairness needed to guarantee eventual entry for a process

Variable **lock** becomes a hotspot!

A puzzle: “paranoid” entry protocol

Better safe than sorry?

What about *double-checking* in the entry protocol whether it is *really, really* safe to enter?

```
1  bool lock := false;
2
3  process p[i = i to n] {
4      while (true) {
5          while (lock) {skip};      # additional spin-lock check
6          while (TS(lock)) {skip};
7
8          CS;
9          lock := false;
10         non-CS
11     }
12 }
```

Does that make sense?

A puzzle: "paranoid" entry protocol


Better safe than sorry?

What about *double-checking* in the entry protocol whether it is *really, really* safe to enter?


```
1  bool lock := false ;
2
3  process p[i = i to n] {
4    while (true) {
5      while (lock) {skip};      # additional spin lock check
6      while (TS(lock)) {
7        while (lock) {skip}}; # + more inside the TAS loop
8      CS;
9      lock := false ;
10     non-CS
11   }
12 }
```

Does that make sense?


Multiprocessor performance under load (contention)



A glance at HW for shared memory



A glance at HW for shared memory



- **Test-and-set** operation:
 - (Powerful) HW instruction for synchronization
 - Accesses main memory (and involves “cache synchronization”)
 - Much slower than cache access
- **Spin-loops**: faster than TAS loops
- “**Double-checked locking**”: important design pattern/programming idiom for efficient CS (under certain architectures)¹⁶

¹⁶depends on the HW architecture/memory model. In some architectures: does not guarantee mutex! in which case it's an anti-pattern

Implementing await-statements

Let **CSentry** and **CSexit** implement entry- and exit-protocols to the critical section.

Then the statement $\langle S; \rangle$ can be implemented by

```
CSentry; S; CSexit;
```

Implementation of *conditional critical section* $\langle \text{await } (B) S; \rangle$:

```
1 CSentry ;  
2   while (!B) {CSexit ; CSentry };  
3   S ;  
4 CSexit ;
```

The implementation can be optimized with **Delay** between the exit and entry in the body of the **while** statement.

Implementing await-statements

Let **CSentry** and **CSexit** implement entry- and exit-protocols to the critical section.

Then the statement $\langle S; \rangle$ can be implemented by

CSentry; S; **CSexit**;

Implementation of *conditional critical section* $\langle \text{await } (B) S; \rangle$:

```
1  CSentry ;
2    while (!B) {CSexit ; CSentry};
3    S;
4  CSexit ;
```

The implementation can be optimized with **Delay** between the exit and entry in the body of the **while** statement.

Implementing await-statements

Let **CSentry** and **CSexit** implement entry- and exit-protocols to the critical section.

Then the statement $\langle S; \rangle$ can be implemented by

CSentry; S; **CSexit**;

Implementation of *conditional critical section* $\langle \text{await } (B) S; \rangle$:

```
1  CSentry ;  
2  while (!B) {CSexit ; CSentry };  
3  S;  
4  CSexit ;
```

The implementation can be optimized with **Delay** between the exit and entry in the body of the **while** statement.

So far: no(!) solution for “**Eventual Entry**”-property, except the very first (which did not satisfy “Absence of Unnecessary Delay”).

- Liveness: Something good will happen
- Typical example for sequential programs: (esp. in our context) Program termination¹⁷
- Typical example for parallel programs:
A given process will eventually enter the critical section

Note: For parallel processes, *liveness is affected by the scheduling strategies.*

¹⁷In the first version of the slides of lecture 1, termination was defined misleadingly.

So far: no(!) solution for “**Eventual Entry**”-property, except the very first (which did not satisfy “Absence of Unnecessary Delay”).

- **Liveness: Something good will happen**
- **Typical example for sequential programs:** (esp. in our context)
Program termination¹⁷
- **Typical example for parallel programs:**
A given process will eventually enter the critical section

Note: For parallel processes, liveness is affected by the scheduling strategies.

¹⁷In the first version of the slides of lecture 1, termination was defined misleadingly.

So far: no(!) solution for “**Eventual Entry**”-property, except the very first (which did not satisfy “Absence of Unnecessary Delay”).

- **Liveness: Something good will happen**
- **Typical example for sequential programs:** (esp. in our context)
Program termination¹⁷
- **Typical example for parallel programs:**
A given process will eventually enter the critical section

Note: For parallel processes, *liveness is affected by the scheduling strategies.*

¹⁷In the first version of the slides of lecture 1, termination was defined misleadingly.

- A command is *enabled* in a state if the statement can in principle be executed next
- Concurrent programs: often more than 1 statement enabled!

Scheduling: resolving non-determinism

A strategy such that for all points in an execution: if there is more than one statement enabled, pick one of them.

Fairness

Informally: enabled statements should not systematically be neglected by the scheduling strategy.

Scheduling and fairness

- A command is *enabled* in a state if the statement can in principle be executed next
- Concurrent programs: often more than 1 statement enabled!

```
1  bool x := true ;  
2  
3  co while (x){ skip }; || x := false co
```

Scheduling: resolving non-determinism

A strategy such that for all points in an execution: if there is more than one statement enabled, pick one of them.

Fairness

Informally: enabled statements should not systematically be neglected by the scheduling strategy.

Scheduling and fairness

- A command is *enabled* in a state if the statement can in principle be executed next
- Concurrent programs: often more than 1 statement enabled!

```
1  bool x := true ;  
2  
3  co while (x){ skip }; || x := false co
```

Scheduling: resolving non-determinism

A strategy such that for all points in an execution: if there is more than one statement enabled, pick one of them.

Fairness

Informally: enabled statements should not systematically be neglected by the scheduling strategy.

Scheduling and fairness

- A command is *enabled* in a state if the statement can in principle be executed next
- Concurrent programs: often more than 1 statement enabled!

```
1  bool x := true ;  
2  
3  co while (x){ skip }; || x := false co
```

Scheduling: resolving non-determinism

A strategy such that for all points in an execution: if there is more than one statement enabled, pick one of them.


Fairness

Informally: enabled statements should not systematically be neglected by the scheduling strategy.

- Fairness: how to pick among enabled actions without being “passed over” indefinitely
- Which actions in our language are potentially non-enabled? ¹⁸
- Possible status changes:
 - disabled → enabled (of course),
 - but also enabled → disabled
- Differently “powerful” forms of fairness: guarantee of progress
 1. for actions that are always enabled
 2. for those that *stay enabled*
 3. for those whose enabledness show “on-off” behavior

¹⁸ provided the control-flow/program pointer stands in front of them. 


- Fairness: how to pick among enabled actions without being “passed over” indefinitely
- Which actions in our language are potentially non-enabled? ¹⁸
- Possible status changes:
 - disabled → enabled (of course),
 - but also enabled → disabled
- Differently “powerful” forms of fairness: guarantee of progress
 1. for actions that are always enabled
 2. for those that *stay enabled*
 3. for those whose enabledness show “on-off” behavior

¹⁸provided the control-flow/program pointer stands in front of them. 

- Fairness: how to pick among enabled actions without being “passed over” indefinitely
- Which actions in our language are potentially non-enabled? ¹⁸
- Possible status changes:
 - disabled → enabled (of course),
 - but also enabled → disabled
- Differently “powerful” forms of fairness: guarantee of progress
 1. for actions that are always enabled
 2. for those that *stay enabled*
 3. for those whose enabledness show “on-off” behavior

¹⁸provided the control-flow/program pointer stands in front of them. ➤

- Fairness: how to pick among enabled actions without being “passed over” indefinitely
- Which actions in our language are potentially non-enabled? ¹⁸
- Possible status changes:
 - disabled \rightarrow enabled (of course),
 - but also enabled \rightarrow disabled
- Differently “powerful” forms of fairness: guarantee of progress
 1. for actions that are always enabled
 2. for those that *stay enabled*
 3. for those whose enabledness show “on-off” behavior

¹⁸provided the control-flow/program pointer stands in front of them. 

Unconditional fairness

A scheduling strategy is *unconditionally fair* if each unconditional atomic action which can be chosen, will eventually be chosen.

Example:

```
1  bool x := true;  
2  
3  co  while (x){ skip }; || x := false co
```


Unconditional fairness

A scheduling strategy is *unconditionally fair* if each unconditional atomic action which can be chosen, will eventually be chosen.

Example:

```
1  bool x := true ;  
2  
3  co while (x){ skip }; || x := false co
```

Unconditional fairness

A scheduling strategy is *unconditionally fair* if each unconditional atomic action which can be chosen, will eventually be chosen.

Example:

```
1  bool x := true ;  
2  
3  co while (x){ skip }; || x := false co
```

- $x := \mathbf{false}$ is unconditional
- ⇒ The action will eventually be chosen
- This guarantees termination
- Example: “Round robin” execution
- Note: if-then-else, **while** (b) ; are *not* conditional atomic statements!

Unconditional fairness

A scheduling strategy is *unconditionally fair* if each unconditional atomic action which can be chosen, will eventually be chosen.

Example:

```
1  bool x := true ;  
2  
3  co while (x){ skip }; || x := false co
```

- $x := \mathbf{false}$ is unconditional
- ⇒ The action will eventually be chosen
- This guarantees termination
- Example: “Round robin” execution
- Note: if-then-else, `while (b) ;` are *not* conditional atomic statements!

Unconditional fairness

A scheduling strategy is *unconditionally fair* if each unconditional atomic action which can be chosen, will eventually be chosen.

Example:

```
1  bool x := true ;  
2  
3  co while (x){ skip }; || x := false co
```

- $x := \mathbf{false}$ is unconditional
- ⇒ The action will eventually be chosen
- This guarantees termination
- Example: “Round robin” execution
- Note: if-then-else, **while** (b) ; are *not* conditional atomic statements!

Weak fairness

A scheduling strategy is *weakly fair* if

- it is unconditionally fair
- every conditional atomic action will eventually be chosen, assuming that the condition becomes true and thereafter remains true until the action is executed.

Example:

```
1 bool x = true, int y = 0;  
2  
3 co while (x) y = y + 1; || < await y ≥ 10; > x = false; oc
```

Weak fairness

A scheduling strategy is *weakly fair* if

- it is unconditionally fair
- every conditional atomic action will eventually be chosen, assuming that the condition becomes true and thereafter remains true until the action is executed.

Example:

```
1 bool x = true , int y = 0;  
2  
3 co while (x) y = y + 1; || < await y ≥ 10; > x = false; oc
```

Weak fairness

A scheduling strategy is *weakly fair* if

- it is unconditionally fair
- every conditional atomic action will eventually be chosen, assuming that the condition becomes true and thereafter remains true until the action is executed.

Example:

```
1 bool x = true , int y = 0;  
2  
3 co while (x) y = y + 1; || < await y ≥ 10; > x = false; oc
```

- When $y \geq 10$ becomes true, this condition remains true
- This ensures termination of the program
- **Example:** Round robin execution

Strong fairness

Example

```
1  bool x := true; y := false;  
2  
3  co  
4    while (x) {y:=true; y:=false}  
5  ||  
6  < await(y) x:=false >  
7  oc
```


Example

```
1   bool x := true; y := false;  
2  
3   co  
4     while (x) {y:=true; y:=false}  
5   ||  
6     < await(y) x:=false >  
7   oc
```

Definition (Strongly fair scheduling strategy)

- unconditionally fair and
- each conditional atomic action will eventually be chosen, if the condition is true infinitely often.

Example

```
1   bool x := true; y := false;  
2  
3   co  
4     while (x) {y:=true; y:=false}  
5   ||  
6   < await(y) x:=false >  
7   oc
```

Definition (Strongly fair scheduling strategy)

- unconditionally fair and
- each conditional atomic action will eventually be chosen, if the condition is true infinitely often.

For the example:

- under strong fairness: y true ∞ -often \Rightarrow termination
- under *weak fairness*: non-termination possible

Fairness for critical sections using locks

The CS solutions shown need to assume strong fairness to guarantee liveness, i.e., access for a given process (i):

- Steady inflow of processes which want the lock
- value of `lock` alternates (infinitely often) between `true` and `false`
- Weak fairness:
Process i can read `lock` only when the value is `false`
- Strong fairness:
Guarantees that i eventually sees that `lock` is `true`

Difficult: to make a scheduling strategy that is both practical and strongly fair.

We look at CS solutions where access is guaranteed for *weakly* fair strategies

Fairness for critical sections using locks

The CS solutions shown need to assume strong fairness to guarantee liveness, i.e., access for a given process (i):

- Steady inflow of processes which want the lock
- value of `lock` **alternates** (infinitely often) between **true** and **false**
- **Weak fairness:**
Process i can read **lock** only when the value is **false**
- **Strong fairness:**
Guarantees that i eventually sees that **lock** is **true**

Difficult: to make a scheduling strategy that is both practical and strongly fair.

We look at CS solutions where access is guaranteed for *weakly* fair strategies

Fairness for critical sections using locks

The CS solutions shown need to assume strong fairness to guarantee liveness, i.e., access for a given process (i):

- Steady inflow of processes which want the lock
- value of `lock` **alternates** (infinitely often) between **true** and **false**
- **Weak fairness:**
Process i can read **lock** only when the value is **false**
- **Strong fairness:**
Guarantees that i eventually sees that **lock** is **true**

Difficult: to make a scheduling strategy that is both practical and strongly fair.

We look at CS solutions where access is guaranteed for *weakly* fair strategies

- *Tie-Breaker Algorithm*
- *Ticket Algorithm*
- The book also describes the *bakery* algorithm

- Requires no special machine instruction (like TS)
- We will look at the solution for two processes
- Each process has a private lock
- Each process sets its lock in the entry protocol
- The private lock is read, but is not changed by the other process

Tie-Breaker algorithm

- Requires no special machine instruction (like TS)
- We will look at the solution for two processes
 - Each process has a private lock
 - Each process sets its lock in the entry protocol
 - The private lock is read, but is not changed by the other process

Tie-Breaker algorithm

- Requires no special machine instruction (like TS)
- We will look at the solution for two processes
- Each process has a private lock
- Each process sets its lock in the entry protocol
- The private lock is read, but is not changed by the other process

Tie-Breaker algorithm

- Requires no special machine instruction (like TS)
- We will look at the solution for two processes
- Each process has a private lock
- Each process sets its lock in the entry protocol
- The private lock is read, but is not changed by the other process

Naive solution

```
1      int in = 1      # possible values in {1,2}
2
3
4      process p1 {
5          while (true) {
6              while (in=2) {skip};
7              CS;
8              in := 2;
9              non-CS
10         }
11
12         process p2 {
13             while (true) {
14                 while (in=1) {skip};
15                 CS;
16                 in := 1
17                 non-CS
18             }
19         }
20     }
```

- entry protocol: active/busy waiting
- exit protocol: atomic assignment

Tie-Breaker algorithm: Attempt 1

```
1 in1 := false , in2 := false ;
2
3 process p1 {                               process p2 {
4   while (true){                             while (true) {
5     while (in2) {skip};                     while (in1) {skip};
6     in1 := true;                             in2 := true;
7     CS ;                                     CS ;
8     in1 := false ;                          in2 := false ;
9     non-CS ;                                non-CS
10  }
11 }
```

Tie-Breaker algorithm: Attempt 1

```
1  in1 := false , in2 := false ;
2
3  process p1 {                               process p2 {
4      while (true){                           while (true) {
5          while (in2) {skip};                 while (in1) {skip};
6          in1 := true;                         in2 := true;
7          CS                                    CS ;
8          in1 := false;                       in2 := false;
9          non-CS                               non-CS
10     }                                        }
11 }
```

What is the global invariant here?

Tie-Breaker algorithm: Attempt 1

```
1 in1 := false , in2 := false ;
2
3 process p1 {                               process p2 {
4   while (true){                             while (true) {
5     while (in2) {skip};                     while (in1) {skip};
6     in1 := true;                             in2 := true;
7     CS                                        CS ;
8     in1 := false;                           in2 := false;
9     non-CS                                   non-CS
10  }                                           }
11 }
```

What is the global invariant here?

Problem: No *mutex*

Tie-Breaker algorithm: Attempt 2

```
1  in1 := false , in2 := false ;
2
3  process p1 {                               process p2 {
4      while (true){                           while (true) {
5          while (in2) {skip};                 while (in1) {skip};
6          in1 := true;                         in2 := true;
7          CS                                    CS ;
8          in1 := false;                        in2 := false;
9          non-CS                               non-CS
10     }                                         }
11 }
```

- Problem seems to be the entry protocol
- Reverse the order: first “set”, then “test”

Tie-Breaker algorithm: Attempt 2

```
1  in1 := false , in2 := false ;
2
3  process p1 {                               process p2 {
4    while (true){                             while (true) {
5      in1 := true;                             in2 := true;
6      while (in2) {skip};                     while (in1) {skip};
7      CS                                       CS ;
8      in1 := false;                          in2 := false;
9      non-CS                                  non-CS
10   }                                         }
11 }                                         }
```

- Problem seems to be the entry protocol
- Reverse the order: first “set”, then “test”

Tie-Breaker algorithm: Attempt 2

```
1 in1 := false , in2 := false ;
2
3 process p1 {                               process p2 {
4   while (true){                             while (true) {
5     in1 := true;                             in2 := true;
6     while (in2) {skip};                     while (in1) {skip};
7     CS                                       CS ;
8     in1 := false;                          in2 := false;
9     non-CS                                  non-CS
10  }                                         }
11 }
```

*Deadlock*¹⁹ :- (

¹⁹Technically, it's more of a live-lock, since the processes still are doing "something", namely spinning endlessly in the empty while-loops, never leaving the entry-protocol to do real work. The situation though is analogous to a "deadlock" conceptually.

Tie-Breaker algorithm: Attempt 3 (with await)

- Problem: both half flagged their wish to enter \Rightarrow deadlock
- Avoid deadlock: “tie-break”
- Be fair: Don’t always give priority to one specific process
- Need to know which process last started the entry protocol.
- Add new variable: last

```
in1 := false; in2 := false; int last
```

```
1 process p1 {  
2   while (true){  
3     in1 := true;  
4     last := 1;  
5     < await ( (not in2) or  
6               last = 2);>  
7     CS  
8     in1 := false;  
9     non-CS  
10  }  
11 }
```

```
1 process p2 {  
2   while (true){  
3     in2 := true;  
4     last := 2;  
5     < await ( (not in1) or  
6               last = 1);>  
7     CS  
8     in2 := false;  
9     non-CS  
10  }  
11 }
```

Tie-Breaker algorithm: Attempt 3 (with await)

- Problem: both half flagged their wish to enter \Rightarrow deadlock
- Avoid deadlock: “tie-break”
- Be fair: Don’t always give priority to one specific process
- Need to know which process last started the entry protocol.
- Add new variable: last

```
in1 := false, in2 := false; int last
```

```
1 process p1 {  
2   while (true){  
3     in1 := true;  
4     last := 1;  
5     < await ( (not in2) or  
6             last = 2);>  
7     CS  
8     in1 := false;  
9     non-CS  
10  }  
11 }
```

```
1 process p2 {  
2   while (true){  
3     in2 := true;  
4     last := 2;  
5     < await ( (not in1) or  
6             last = 1);>  
7     CS  
8     in2 := false;  
9     non-CS  
10  }  
11 }
```

Tie-Breaker algorithm: Attempt 3 (with await)

- Problem: both half flagged their wish to enter \Rightarrow deadlock
- Avoid deadlock: “tie-break”
- Be fair: Don't always give priority to one specific process
- Need to know which process last started the entry protocol.
- Add new variable: last

in1 := false, in2 := false; int last

```
1 process p1 {
2   while (true){
3     in1 := true;
4     last := 1;
5     < await ( (not in2) or
6             last = 2);>
7     CS
8     in1 := false;
9     non-CS
10  }
11 }
```

```
1 process p2 {
2   while (true){
3     in2 := true;
4     last := 2;
5     < await ( (not in1) or
6             last = 1);>
7     CS
8     in2 := false;
9     non-CS
10  }
11 }
```

Tie-Breaker algorithm: Attempt 3 (with await)

- Problem: both half flagged their wish to enter \Rightarrow deadlock
- Avoid deadlock: “tie-break”
- Be fair: Don’t always give priority to one specific process
- Need to know which process last started the entry protocol.
- Add new variable: last

in1 := false, in2 := false; int last

```
1 process p1 {
2   while (true){
3     in1 := true;
4     last := 1;
5     < await ( (not in2) or
6             last = 2);>
7     CS
8     in1 := false;
9     non-CS
10  }
11 }
```

```
1 process p2 {
2   while (true){
3     in2 := true;
4     last := 2;
5     < await ( (not in1) or
6             last = 1);>
7     CS
8     in2 := false;
9     non-CS
10  }
11 }
```

Even if the variables `in1`, `in2` and `last` can change the value while a wait-condition evaluates to true, the wait condition will *remain true*.

`p1` sees that the wait-condition is true:

- `in2 = false`
 - `in2` can eventually become **true**, but then `p2` must also set `last` to 2
 - Then the wait-condition to `p1` still holds
- `last = 2`
 - Then `last = 2` will hold until `p1` has executed

Thus we can replace the `await`-statement with a `while`-loop.

Tie-Breaker algorithm

Even if the variables `in1`, `in2` and `last` can change the value while a wait-condition evaluates to true, the wait condition will *remain true*.

`p1` sees that the wait-condition is true:

- `in2 = false`
 - `in2` can eventually become **true**, but then `p2` must also set `last` to 2
 - Then the wait-condition to `p1` still holds
- `last = 2`
 - Then `last = 2` will hold until `p1` has executed

Thus we can replace the `await`-statement with a `while`-loop.

Tie-Breaker algorithm

Even if the variables `in1`, `in2` and `last` can change the value while a wait-condition evaluates to true, the wait condition will *remain true*.

`p1` sees that the wait-condition is true:

- `in2 = false`
 - `in2` can eventually become **true**, but then `p2` must also set `last` to 2
 - Then the wait-condition to `p1` still holds
- `last = 2`
 - Then `last = 2` will hold until `p1` has executed

Thus we can replace the `await`-statement with a `while`-loop.

Even if the variables `in1`, `in2` and `last` can change the value while a wait-condition evaluates to true, the wait condition will *remain true*.

`p1` sees that the wait-condition is true:

- `in2 = false`
 - `in2` can eventually become **true**, but then `p2` must also set `last` to 2
 - Then the wait-condition to `p1` still holds
- `last = 2`
 - Then `last = 2` will hold until `p1` has executed

Thus we can replace the **await**-statement with a **while**-loop.

Tie-Breaker algorithm (4)

```
1  process p1 {  
2    while (true){  
3      in1 := true;  
4      last := 1;  
5      while (in2 and last = 2){skip}  
6      CS  
7      in1 := false;  
8      non-CS  
9    }  
10 }
```

Generalizable to many processes (see book)

Tie-Breaker algorithm (4)

```
1  process p1 {  
2    while (true){  
3      in1 := true;  
4      last := 1;  
5      while (in2 and last = 2){skip}  
6      CS  
7      in1 := false;  
8      non-CS  
9    }  
10 }
```

Generalizable to many processes (see book)

Scalability: If the Tie-Breaker algorithm is scaled up to n processes, we get a loop with $n - 1$ 2-process Tie-Breaker algorithms.

The *ticket algorithm* provides a simpler solution to the CS problem for n processes.

- Works like the “take a number” queue at the post office (with one loop)
- A customer (process) which comes in takes a number which is higher than the number of all others who are waiting
- The customer is served when a ticket window is available and the customer has the lowest ticket number.

Scalability: If the Tie-Breaker algorithm is scaled up to n processes, we get a loop with $n - 1$ 2-process Tie-Breaker algorithms.

The *ticket algorithm* provides a simpler solution to the CS problem for n processes.

- Works like the “take a number” queue at the post office (with one loop)
- A customer (process) which comes in takes a number which is higher than the number of all others who are waiting
- The customer is served when a ticket window is available and the customer has the lowest ticket number.

Scalability: If the Tie-Breaker algorithm is scaled up to n processes, we get a loop with $n - 1$ 2-process Tie-Breaker algorithms.

The *ticket algorithm* provides a simpler solution to the CS problem for n processes.

- Works like the “take a number” queue at the post office (with one loop)
- A customer (process) which comes in takes a number which is higher than the number of all others who are waiting
- The customer is served when a ticket window is available and the customer has the lowest ticket number.

Ticket algorithm: Sketch (n processes)

```
1  int number := 1; next := 1; turn[1:n] := ([n] 0);
2
3  process [i = 1 to n] {
4    while (true) {
5      < turn[i] := number; number := number + 1 >;
6      < await (turn[i] = next)>;
7      CS
8      <next = next + 1>;
9      non-CS
10   }
11 }
```

- The first line in the loop must be performed atomically!
- `await`-statement: can be implemented as while-loop
- Some machines have an *instruction fetch-and-add* (FA):
FA(var, incr):< int tmp := var; var := var + incr; return tmp;>

Ticket algorithm: Sketch (n processes)

```
1  int number := 1; next := 1; turn[1:n] := ([n] 0);
2
3  process [i = 1 to n] {
4    while (true) {
5      < turn[i] := number; number := number + 1 >;
6      < await (turn[i] = next)>;
7      CS
8      <next = next + 1>;
9      non-CS
10   }
11 }
```

- The first line in the loop must be performed atomically!
- **await**-statement: can be implemented as while-loop
- Some machines have an *instruction fetch-and-add* (FA):
FA(var, incr):< int tmp := var; var := var + incr; return tmp;>

Ticket algorithm: Sketch (n processes)

```
1  int number := 1; next := 1; turn[1:n] := ([n] 0);
2
3  process [i = 1 to n] {
4    while (true) {
5      < turn[i] := number; number := number + 1 >;
6      < await (turn[i] = next)>;
7      CS
8      <next = next + 1>;
9      non-CS
10   }
11 }
```

- The first line in the loop must be performed atomically!
- **await**-statement: can be implemented as while-loop
- Some machines have an *instruction* **fetch-and-add** (FA):
FA(**var**, incr):< **int** tmp := **var**; **var** := **var** + incr; **return** tmp;>

Ticket algorithm: Implementation

```
1  int number := 1; next := 1; turn[1:n] := ([n] 0);
2
3  process [i = 1 to n] {
4    while (true) {
5      turn[i] := FA(number, 1);
6      while (turn [i] != next) {skip};
7      CS
8      next := next + 1;
9      non-CS
10   }
11 }
```

FA(var, incr):< int tmp := var; var := var + incr; return tmp;>

Without this instruction, we use an extra CS:²⁰

CSentry; turn[i]=number; number = number + 1; CSexit;

Problem with *fairness* for CS. Solved with the *bakery algorithm* (see book).

²⁰Why?

Ticket algorithm: Implementation

```
1  int number := 1; next := 1; turn[1:n] := ([n] 0);
2
3  process [i = 1 to n] {
4    while (true) {
5      turn[i] := FA(number, 1);
6      while (turn [i] != next) {skip};
7      CS
8      next := next + 1;
9      non-CS
10   }
11 }
```

FA(var, incr):< **int** tmp := var; var := var + incr; **return** tmp;>

Without this instruction, we use an extra CS:²⁰

CSentry; turn[i]=number; number = number + 1; CSexit;

Problem with *fairness* for CS. Solved with the *bakery algorithm* (see book).

²⁰Why?

Ticket algorithm: Implementation

```
1  int number := 1; next := 1; turn[1:n] := ([n] 0);
2
3  process [i = 1 to n] {
4    while (true) {
5      turn[i] := FA(number, 1);
6      while (turn [i] != next) {skip};
7      CS
8      next := next + 1;
9      non-CS
10   }
11 }
```

FA(var, incr):< int tmp := var; var := var + incr; return tmp;>

Without this instruction, we use an extra CS:²⁰

CSentry; turn[i]=number; number = number + 1; CSexit;

Problem with *fairness* for CS. Solved with the *bakery algorithm* (see book).

²⁰Why?

Invariants

- What is the *global* invariant for the ticket algorithm?
- What is the *local* invariant for process i :

Invariants

- What is the *global* invariant for the ticket algorithm?

$$0 < \text{next} \leq \text{number}$$

- What is the *local* invariant for process i :

Invariants

- What is the *global* invariant for the ticket algorithm?

$$0 < \text{next} \leq \text{number}$$

- What is the *local* invariant for process i :

Invariants

- What is the *global* invariant for the ticket algorithm?

$$0 < \text{next} \leq \text{number}$$

- What is the *local* invariant for process i :

- $\text{turn}[i] < \text{number}$
- if $p[i]$ is in the CS then $\text{turn}[i] == \text{next}$.

Invariants

- What is the *global* invariant for the ticket algorithm?

$$0 < \text{next} \leq \text{number}$$

- What is the *local* invariant for process i :

- $\text{turn}[i] < \text{number}$
- if $p[i]$ is in the CS then $\text{turn}[i] == \text{next}$.

- for pairs of processes $i \neq j$:

$$\text{if } \text{turn}[i] > 0 \text{ then } \text{turn}[j] \neq \text{turn}[i]$$

Invariants

- What is the *global* invariant for the ticket algorithm?

$$0 < \text{next} \leq \text{number}$$

- What is the *local* invariant for process i :

- $\text{turn}[i] < \text{number}$
- if $p[i]$ is in the CS then $\text{turn}[i] == \text{next}$.

- for pairs of processes $i \neq j$:

$$\text{if } \text{turn}[i] > 0 \text{ then } \text{turn}[j] \neq \text{turn}[i]$$

This holds initially, and is preserved by all atomic statements.

Barrier synchronization

- Computation of disjoint parts in parallel (e.g. array elements).
- Processes go into a loop where each iteration is dependent on the results of the previous.

```
1 process Worker[i=1 to n] {  
2   while (true) {  
3     task i;  
4     wait until all n tasks are done   # barrier  
5   }  
6 }
```

All processes must reach the barrier (“join”) before any can continue.

Barrier synchronization

- Computation of disjoint parts in parallel (e.g. array elements).
- Processes go into a loop where each iteration is dependent on the results of the previous.

```
1  process Worker[i=1 to n] {  
2      while (true) {  
3          task i;  
4          wait until all n tasks are done    # barrier  
5      }  
6  }
```

All processes must reach the barrier ("join") before any can continue.

Barrier synchronization

- Computation of disjoint parts in parallel (e.g. array elements).
- Processes go into a loop where each iteration is dependent on the results of the previous.

```
1  process Worker[i=1 to n] {  
2      while (true) {  
3          task i;  
4          wait until all n tasks are done    # barrier  
5      }  
6  }
```

All processes must reach the barrier (“join”) before any can continue.

Shared counter

A number of processes will synchronize the end of their tasks.
Synchronization can be implemented with a *shared counter*:

```
1  int count := 0;
2  process Worker[i=1 to n] {
3    while (true) {
4      task i;
5      < count := count+1>;
6      < await(count=n)>;
7    }
8 }
```

Can be implemented using the FA instruction.

Disadvantages:

- count must be reset between each iteration.
- Must be updated using atomic operations.
- Inefficient: Many processes read and write count concurrently.

Shared counter

A number of processes will synchronize the end of their tasks.
Synchronization can be implemented with a *shared counter*:

```
1  int count := 0;
2  process Worker[i=1 to n] {
3    while (true) {
4      task i;
5      < count := count+1>;
6      < await(count=n)>;
7    }
8  }
```

Can be implemented using the FA instruction.

Disadvantages:

- count must be reset between each iteration.
- Must be updated using atomic operations.
- Inefficient: Many processes read and write count concurrently.

Shared counter

A number of processes will synchronize the end of their tasks.
Synchronization can be implemented with a *shared counter*:

```
1  int count := 0;
2  process Worker[i=1 to n] {
3    while (true) {
4      task i;
5      < count := count+1>;
6      < await(count=n)>;
7    }
8  }
```

Can be implemented using the FA instruction.

Disadvantages:

- count must be reset between each iteration.
- Must be updated using atomic operations.
- Inefficient: Many processes read and write count concurrently.

A number of processes will synchronize the end of their tasks.
Synchronization can be implemented with a *shared counter*:

```
1  int count := 0;
2  process Worker[i=1 to n] {
3    while (true) {
4      task i;
5      < count := count+1>;
6      < await(count=n)>;
7    }
8  }
```

Can be implemented using the FA instruction.

Disadvantages:

- count must be reset between each iteration.
- Must be updated using atomic operations.
- Inefficient: Many processes read and write count concurrently.

Coordination using flags

Goal: Avoid too many read- and write-operations on one variable!!

Divides shared counter into several local variables.

```
1 Worker[i]:  
2   arrive[i] = 1;  
3   < await (continue[i] == 1);>  
4  
5 Coordinator:  
6   for [i=1 to n] < await (arrive[i]==1);>  
7   for [i=1 to n] continue[i] = 1;
```

NB: In a loop, the flags must be cleared before the next iteration!

Flag synchronization principles:

1. The process waiting for a flag is the one to reset that flag
2. A flag will not be set before it is reset

Coordination using flags

Goal: Avoid too many read- and write-operations on one variable!!

Divides shared counter into several local variables.

```
1 Worker[i]:  
2   arrive[i] = 1;  
3   < await (continue[i] == 1);>  
4  
5 Coordinator:  
6   for [i=1 to n] < await (arrive[i]==1);>  
7   for [i=1 to n] continue[i] = 1;
```

NB: In a loop, the flags must be cleared before the next iteration!

Flag synchronization principles:

1. The process waiting for a flag is the one to reset that flag
2. A flag will not be set before it is reset

Coordination using flags

Goal: Avoid too many read- and write-operations on one variable!!

Divides shared counter into several local variables.

```
1 Worker[i]:  
2   arrive[i] = 1;  
3   < await (continue[i] == 1);>  
4  
5 Coordinator:  
6   for [i=1 to n] < await (arrive[i]==1);>  
7   for [i=1 to n] continue[i] = 1;
```

NB: In a loop, the flags must be cleared before the next iteration!

Flag synchronization principles:

1. The process waiting for a flag is the one to reset that flag
2. A flag will not be set before it is reset

Coordination using flags

Goal: Avoid too many read- and write-operations on one variable!!

Divides shared counter into several local variables.

```
1 Worker[i]:  
2   arrive[i] = 1;  
3   < await (continue[i] == 1);>  
4  
5 Coordinator:  
6   for [i=1 to n] < await (arrive[i]==1);>  
7   for [i=1 to n] continue[i] = 1;
```

NB: In a loop, the flags must be cleared before the next iteration!

Flag synchronization principles:

1. The process waiting for a flag is the one to reset that flag
2. A flag will not be set before it is reset

Coordination using flags

Goal: Avoid too many read- and write-operations on one variable!!

Divides shared counter into several local variables.

```
1 Worker[i]:  
2   arrive[i] = 1;  
3   < await (continue[i] == 1);>  
4  
5 Coordinator:  
6   for [i=1 to n] < await (arrive[i]==1);>  
7   for [i=1 to n] continue[i] = 1;
```

NB: In a loop, the flags must be cleared before the next iteration!

Flag synchronization principles:

1. The process waiting for a flag is the one to reset that flag
2. A flag will not be set before it is reset

Synchronization using flags

Both arrays `continue` and `arrived` are initialized to 0.

```
1 process Worker [i = 1 to n] {
2   while (true) {
3     code to implement task i;
4     arrive[i] := 1;
5     < await (continue[i] := 1) >
6     continue := 0;
7   }
8 }
```

```
1 process Coordinator {
2   while (true) {
3     for [i = 1 to n] {
4       <await (arrived[i] = 1)>;
5       arrived[i] := 0
6     };
7     for [i = 1 to n] {
8       continue[i] := 1
9     }
10  }
11 }
```

Synchronization using flags

Both arrays `continue` and `arrived` are initialized to 0.

```
1 process Worker [i = 1 to n] {
2   while (true) {
3     code to implement task i;
4     arrive[i] := 1;
5     < await (continue[i] := 1)>;
6     continue := 0;
7   }
8 }
```

```
1 process Coordinator {
2   while (true) {
3     for [i = 1 to n] {
4       <await (arrived[i] = 1)>;
5       arrived[i] := 0
6     };
7     for [i = 1 to n] {
8       continue[i] := 1
9     }
10  }
11 }
```


Synchronization using flags

Both arrays `continue` and `arrived` are initialized to 0.

```
1 process Worker [i = 1 to n] {
2   while (true) {
3     code to implement task i;
4     arrive[i] := 1;
5     < await (continue[i] := 1)>;
6     continue := 0;
7   }
8 }
```

```
1 process Coordinator {
2   while (true) {
3     for [i = 1 to n] {
4       <await (arrived[i] = 1)>;
5       arrived[i] := 0
6     };
7     for [i = 1 to n] {
8       continue[i] := 1
9     }
10  }
11 }
```

- The roles of the Worker and Coordinator processes can be *combined*.
- In a *combining tree barrier* the processes are organized in a tree structure. The processes signal *arrive* upwards in the tree and *continue* downwards in the tree.

Implementation of Critical Sections

```
bool lock = false;
```

```
Entry: <await (!lock) lock = true>  
       Critical section
```

```
Exit: <lock = false;>
```

Spin lock implementation of entry: `while (TS(lock)) skip`

Drawbacks:

- Busy waiting protocols are often complicated
- Inefficient if there are fewer processors than processes
 - Should not waste time executing a skip loop!
- No clear distinction between variables used for synchronization and computation!

Desirable to have a special tools for synchronization protocols

Next week we will do better: **semaphores !!**

Implementation of Critical Sections

```
bool lock = false;
```

```
Entry: <await (!lock) lock = true>  
       Critical section
```

```
Exit: <lock = false;>
```

Spin lock implementation of entry: `while (TS(lock)) skip`

Drawbacks:

- Busy waiting protocols are often complicated
- Inefficient if there are fewer processors than processes
 - Should not waste time executing a skip loop!
- No clear distinction between variables used for synchronization and computation!

Desirable to have a special tools for synchronization protocols

Next week we will do better: **semaphores !!**

Implementation of Critical Sections

```
bool lock = false;
```

```
Entry: <await (!lock) lock = true>  
       Critical section
```

```
Exit:  <lock = false;>
```

Spin lock implementation of entry: `while (TS(lock)) skip`

Drawbacks:

- Busy waiting protocols are often complicated
- Inefficient if there are fewer processors than processes
 - Should not waste time executing a skip loop!
- No clear distinction between variables used for synchronization and computation!

Desirable to have a special tools for synchronization protocols

Next week we will do better: **semaphores !!**

Implementation of Critical Sections

```
bool lock = false;
```

```
Entry: <await (!lock) lock = true>  
       Critical section
```

```
Exit:  <lock = false;>
```

Spin lock implementation of entry: `while (TS(lock)) skip`

Drawbacks:

- Busy waiting protocols are often complicated
- Inefficient if there are fewer processors than processes
 - Should not waste time executing a skip loop!
- No clear distinction between variables used for synchronization and computation!

Desirable to have a special tools for synchronization protocols

Next week we will do better: **semaphores** !!

Semaphores

INF4140 - Models of concurrency

Semaphores, lecture 3

Høsten 2014

12 September, 2014




- **Last lecture:** Locks and Barriers (complex techniques)
 - No clear separation between variables for synchronization and variables to compute results
 - Busy waiting
- **This lecture:** Semaphores (synchronization tool)
 - Used easily for mutual exclusion and **condition** synchronization.
 - A way to implement signaling and (scheduling).
 - Can be implemented in many ways.

- Semaphores: Syntax and semantics
- Synchronization examples:
 - Mutual exclusion (Critical Section)
 - Barriers (signaling events)
 - Producers and consumers (split binary semaphores)
 - Bounded buffer: resource counting
 - Dining philosophers: mutual exclusion – deadlock
 - Readers and writers: (condition synchronization – passing the baton)

Semaphores

- Introduced by Dijkstra in 1968
- “inspired” by railroad traffic synchronization
- railroad semaphore indicates whether the track ahead is clear or occupied by another train



- Semaphores in concurrent programs: work similarly
- Used to implement
 - `mutex` and
 - `condition synchronization`
- Included in most standard libraries for concurrent programming
- also: *system calls* in e.g., Linux kernel, similar in Windows etc.

Concept

- **semaphore**: special kind of shared program variable (with built-in sync. power)
- value of a semaphore: a *non-negative* integer
- can *only* be manipulated by two **atomic** operations:²¹

P and V

- **P**: (Passeren) Wait for signal - want to **pass**
 - **effect**: **wait** until the value is greater than zero, and **decrease** the value by one
- **V**: (Vrijgeven) Signal an event - **release**
 - **effect**: **increase** the value by one

- nowadays, for libraries or sys-calls: other names are preferred (up/down, wait/signal, ...)
- different “flavors” of semaphores (binary vs. counting)
- a mutex: often (basically) a synonym for binary semaphore

²¹There are different stories about what Dijkstra actually wanted V and P to stand for.

- declaration of semaphores:
 - `sem s;` default initial value is zero
 - `sem s := 1;`
 - `sem s[4] := ([4] 1);`
- semantics²² (via “implementation”):

P-operation $P(s)$

$\langle \text{await}(s > 0) \ s := s - 1 \rangle$

V-operation $V(s)$

$\langle s := s + 1 \rangle$

Important: No **direct** access to the value of a semaphore.

E.g. a test like

if ($s = 1$) *then* *else*

is seriously *not* allowed!

²²meaning

Kinds of semaphores

- Kinds of semaphores

General semaphore: possible values — all non-negative integers

Binary semaphore: possible values — 0 and 1

Fairness

- as for await-statements.
- In most languages: **FIFO** (“waiting queue”): processes delayed while executing P-operations are **awaken** in the **order** they were delayed

Example: Mutual exclusion (critical section)

Mutex²³ implemented by a binary semaphore

```
25   sem mutex := 1;
26   process CS[i = 1 to n] {
27     while (true) {
28       P(mutex);
29       criticalsection;
30       V(mutex);
31       noncriticalsection;
32     }
```

Note:

- The semaphore is initially 1
- Always P before V → (used as) binary semaphore

²³As mentioned: “mutex” is also used to refer to a data-structure, basically the same as binary semaphore itself.

Example: Barrier synchronization

Semaphores may be used for **signaling events**

```
sem arrive1 = 0, arrive2 = 0;
process Worker1 {
    ...
    V(arrive1);      reach the barrier
    P(arrive2);      wait for other processes
    ...
}
process Worker2 {
    ...
    V(arrive2);      reach the barrier
    P(arrive1);      wait for other processes
    ...
}
```

Note:

- **signalling** semaphores: usually **initialized** to 0 and
- **signal** with a V and then **wait** with a P

split binary semaphore

A set of semaphores, whose $\text{sum} \leq 1$

mutex by split binary semaphores

- initialization: one of the semaphores = 1, all others = 0
- discipline: all processes call **P** on a semaphore, before calling **V** on (another) semaphore

⇒ code between the **P** and the **V**

- all semaphores = 0
- code executed in **mutex**

Example: Producer/consumer with split binary semaphores

```
1   T buf; # one element buffer, some type T
2   sem empty := 1;
3   sem full := 0;
```

```
1 process Producer {
2   while (true) {
3     P(empty);
4     buff := data;
5     V(full);
6   }
7 }
```


```
1 process Consumer {
2   while (true) {
3     P(full);
4     buff := data;
5     V(empty);
6   }
7 }
```

Note:

- remember also P/C with await + exercise 1
- **empty** and **full** are both **binary semaphores**, **together** they form a split binary semaphore.
- solution works with **several** producers/consumers


Increasing buffer capacity

- previous example: strong coupling, the producer must wait for the consumer to empty the buffer before it can produce a new entry.
- easy **generalization**: buffer of size n .
- loose coupling/asynchronous communication \Rightarrow “buffering”
 - **ring-buffer**, typically represented
 - by an array
 - + two integers **rear** and **front**.
 - semaphores to **keep track** of the number of free/used slots



Increasing buffer capacity

- previous example: strong coupling, the producer must wait for the consumer to empty the buffer before it can produce a new entry.
- easy **generalization**: buffer of size n .
- loose coupling/asynchronous communication \Rightarrow “buffering”
 - **ring-buffer**, typically represented
 - by an array
 - + two integers **rear** and **front**.
 - semaphores to **keep track** of the number of free/used slots
 \Rightarrow **general** semaphore



Producer/consumer: increased buffer capacity

```
1  T buf[n]                # array, elements of type T
2  int front := 0, rear := 0; # "pointers"
3  sem empty := n,
4  sem full = 0;
```

```
1  process Producer {
2    while (true) {
3      P(empty);
4      buff[rear] := data;
5      rear := (rear + 1) % n;
6      V(full);
7    }
8  }
```

```
1  process Consumer {
2    while (true) {
3      P(full);
4      result := buff[front];
5      front := (front + 1) % n
6      V(empty);
7    }
8  }
```

Producer/consumer: increased buffer capacity

```
1  T buf[n]                                # array, elements of type T
2  int front := 0, rear := 0; # ''pointers''
3  sem empty := n,
4  sem full = 0;
```

```
1  process Producer {
2    while (true) {
3      P(empty);
4      buff[rear] := data;
5      rear := (rear + 1) % n;
6      V(full);
7    }
8  }
```

```
1  process Consumer {
2    while (true) {
3      P(full);
4      result := buff[front];
5      front := (front + 1) % n;
6      V(empty);
7    }
8  }
```

several producers or consumers?

Increasing the number of processes

- several producers and consumers.
- New synchronization problems:
 - **Avoid** that two producers **deposits** to `buf[rear]` before `rear` is updated
 - **Avoid** that two consumers **fetches** from `buf[front]` before `front` is updated.
- Solution: additionally 2 binary semaphores for protection
 - **mutexDeposit** to deny two producers to deposit to the buffer at the same time.
 - **mutexFetch** to deny two consumers to fetch from the buffer at the same time.


Example: Producer/consumer with several processes

```
1   T buf[n]                               # array, elem's of type T
2   int front := 0, rear := 0;             # "pointers"
3   sem empty := n,
4   sem full = 0;
5   sem mutexDeposit, mutexFetch := 1; # protect the data struct.
```

```
1  process Producer {
2    while (true) {
3      P(empty);
4      P(mutexDeposit);
5      buff[rear] := data;
6      rear := (rear + 1) % n;
7      V(mutexDeposit);
8      V(full);
9    }
10 }
```

```
1  process Consumer {
2    while (true) {
3      P(full);
4      P(mutexFetch);
5      result := buff[front];
6      front := (front + 1) % n
7      V(mutexFetch);
8      V(empty);
9    }
10 }
```

Problem: Dining philosophers introduction



Problem: Dining philosophers introduction

- famous sync. problem (Dijkstra)
- Five philosophers sit around a circular table.
- one fork placed between each pair of philosophers
- philosophers alternates between thinking and eating
- philosopher needs two forks to eat (and none for thinking)



Dining philosophers: sketch


```
1  process Philosopher [i = 0 to 4] {  
2    while true {  
3      think;  
4      acquire forks;  
5      eat;  
6      release forks;  
7    }  
8  }
```

now: program the actions acquire forks and release forks

Dining philosophers: 1st attempt

- forks as **semaphores**
- let the philosophers pick up the left fork first


```
1 process Philosopher [i = 0 to 4] {  
2   while true {  
3     think;  
4     acquire forks;  
5     eat;  
6     release forks;  
7   }  
8 }
```



Dining philosophers: 1st attempt

- forks as **semaphores**
- let the philosophers pick up the left fork first

```
1 sem fork[5] := ([5] 1);  
2 process Philosopher [i = 0 to 4] {  
3   while true {  
4     think;  
5     P(fork[i]);  
6     P(fork[(i+1)%5]);  
7     eat;  
8     V(fork[i]);  
9     V(fork[(i+1)%5]);  
10  }  
11 }
```



ok solution?

Example: Dining philosophers 2nd attempt

breaking the symmetry

To avoid **deadlock**, let 1 philosopher (say 4) grab the **right** fork first

```
1 process Philosopher [i = 0 to 3] {
2   while true {
3     think;
4     P(fork[i]);
5     P(fork[(i+1)%5]);
6     eat;
7     V(fork[i]);
8     V(fork[(i+1)%5]);
9   }
10 }
```

```
1 process Philosopher4 {
2   while true {
3     think;
4     P(fork[4]);
5     P(fork[0]);
6     eat;
7     V(fork[4]);
8     V(fork[0]);
9   }
10 }
```

Example: Dining philosophers 2nd attempt

breaking the symmetry

To avoid **deadlock**, let 1 philosopher (say 4) grab the **right** fork first

```
1 process Philosopher [i = 0 to 3] {
2   while true {
3     think;
4     P(fork[i]);
5     P(fork[(i+1)%5]);
6     eat;
7     V(fork[i]);
8     V(fork[(i+1)%5]);
9   }
10 }
```

```
1 process Philosopher4 {
2   while true {
3     think;
4     P(fork[0]);
5     P(fork[4]);
6     eat;
7     V(fork[4]);
8     V(fork[0]);
9   }
10 }
```


- important illustration of problems with concurrency:
 - deadlock
 - but also other aspects: liveness and fairness etc.
- resource access
- connection to mutex/critical sections

- Classical synchronization problem
- **Reader** and **writer** processes, sharing access to a “**database**”
 - readers: read-only from the database
 - writers: update (and read from) the database

Example: Readers/Writers overview

- Classical synchronization problem
- **Reader** and **writer** processes, sharing access to a “**database**”
 - readers: read-only from the database
 - writers: update (and read from) the database
- R/R access unproblematic, W/W or W/R: interference
 - **writers** need **mutually exclusive** access
 - When no writers have access, **many readers** may access the database

Readers/Writers approaches

- Dining philosophers: Pair of processes compete for access to “forks”
- Readers/writers: Different important classes of processes competes for access to the database
 - Readers **compete** with writers
 - Writers **compete** both with readers and other writers
- General synchronization problem:
 - readers: must wait until no writers are active in DB
 - writers: must wait until no readers or writers are active in DB
- here: two different approaches
 1. **Mutex**: easy to implement, but “**unfair**”
 2. **Condition synchronization**:
 - Using a **split binary semaphore**
 - Easy to adapt to different scheduling strategies

Readers/writers with mutex (1)

sem rw := 1

```
1 process Reader [i=1 to M] {  
2   while (true) {  
3     ...  
4     P(rw);  
5  
6     read from DB  
7  
8     V(rw);  
9   }  
10 }
```

```
1 process Writer [i=1 to N] {  
2   while (true) {  
3     ...  
4     P(rw);  
5  
6     write to DB  
7  
8     V(rw);  
9   }  
10 }
```

Readers/writers with mutex (1)

sem rw := 1

```
1 process Reader [i=1 to M] {  
2   while (true) {  
3     ...  
4     P(rw);  
5  
6     read from DB  
7  
8     V(rw);  
9   }  
10 }
```

```
1 process Writer [i=1 to N] {  
2   while (true) {  
3     ...  
4     P(rw);  
5  
6     write to DB  
7  
8     V(rw);  
9   }  
10 }
```

- safety ok
- but: unnecessarily cautious
- We want **more than one reader** simultaneously.

Readers/writers with mutex (2)

Initially:

```
1      int nr := 0;   # number of active readers
2      sem rw := 1   # lock for reader/writer mutex
```

```
1  process Reader [i=1 to M] {
2    while (true) {
3      ...
4      < nr := nr + 1;
5      if (n=1) P(rw) > ;
6
7      read from DB
8
9      < nr := nr - 1;
10     if (n=0) V(rw) > ;
11   }
12
13 }
```

```
1  process Writer [i=1 to N] {
2    while (true) {
3      ...
4
5     P(rw);
6
7     write to DB
8
9
10    V(rw);
11  }
12
13 }
```

Readers/writers with mutex (2)

Initially:

```
1   int nr := 0;   # number of active readers
2   sem rw := 1   # lock for reader/writer mutex
```

```
1  process Reader [i=1 to M] {
2    while (true) {
3      ...
4      < nr := nr + 1;
5      if (n=1) P(rw) > ;
6
7      read from DB
8
9      < nr := nr - 1;
10     if (n=0) V(rw) > ;
11   }
12
13 }
```

```
1  process Writer [i=1 to N] {
2    while (true) {
3      ...
4      P(rw);
5
6      write to DB
7
8
9
10     V(rw);
11   }
12
13 }
```

Semaphore **inside** await statement? Don't try that at home.

Readers/writers with mutex (3)

```
1  int      nr = 0;  # number of      active readers
2  sem      rw = 1;  # lock for reader/writer exclusion
3  sem mutexR = 1;  # mutex for readers
4
5  process Reader [i=1 to M] {
6    while (true) {
7      ...
8      P(mutexR)
9      nr := nr + 1;
10     if (nr=1) P(rw);
11     V(mutexR)
12
13     read from DB
14
15     P(mutexR)
16     nr := nr - 1;
17     if (nr=0) V(rw);
18     V(mutexR)
19   }
20 }
```

Readers/writers with mutex (3)

```
1  int      nr = 0;  # number of      active readers
2  sem      rw = 1;  # lock for reader/writer exclusion
3  sem mutexR = 1;  # mutex for readers
4
5  process Reader [i=1 to M] {
6    while (true) {
7      ...
8      P(mutexR)
9      nr := nr + 1;
10     if (nr=1) P(rw);
11     V(mutexR)
12
13     read from DB
14
15     P(mutexR)
16     nr := nr - 1;
17     if (nr=0) V(rw);
18     V(mutexR)
19   }
20 }
```

“Fairness”

What happens if we have a constant **stream** of readers?

Readers/writers with mutex (3)

```
1  int      nr = 0;  # number of      active readers
2  sem      rw = 1;  # lock for reader/writer exclusion
3  sem mutexR = 1;  # mutex for readers
4
5  process Reader [i=1 to M] {
6    while (true) {
7      ...
8      P(mutexR)
9      nr := nr + 1;
10     if (nr=1) P(rw);
11     V(mutexR)
12
13     read from DB
14
15     P(mutexR)
16     nr := nr - 1;
17     if (nr=0) V(rw);
18     V(mutexR)
19   }
20 }
```

“Fairness”

“Reader’s preference”

- previous **mutex** solution solved **two** separate synchronization problems
 - Readers and. writers for access to the **database**
 - Reader vs. reader for access to the **counter**
- Now: a solution based on **condition synchronization**

reasonable invariant^a

^a2nd point: technically, not an invariant.

1. When **a writer** access the DB, **no one else** can
 2. When **no writers** access the DB, **one or more readers** may
- introduce two counters:
 - **nr**: number of active readers
 - **nw**: number of active writers

The invariant may be:

RW: $(nr = 0 \text{ or } nw = 0) \text{ and } nw \leq 1$

Code for “counting” readers and writers

Reader:

```
< nr := nr + 1; >
```

read from DB

```
< nr := nr - 1; >
```

Writer:

```
< nw := nw + 1; >
```

write to DB

```
< nw := nw - 1; >
```

- maintain **invariant** \Rightarrow add **sync-code**
- decrease counters: not dangerous
- before increasing though:
 - before increasing nr: **nw = 0**
 - before increasing nw: **nr = 0 and nw = 0**

condition synchronization: without semaphores

Initially:

```
1      int nr := 0;   # number of active readers
2      int nw := 0;   # number of active writers
3      sem rw := 1    # lock for reader/writer mutex
4
5      ## Invariant RW: (nr = 0 or nw = 0) and nw <= 1
```

```
1  process Reader [i=1 to M]{
2    while (true) {
3      ...
4      < await (nw=0)
5        nr := nr+1>;
6      read from DB;
7      < nr := nr - 1>
8    }
9  }
```

```
1  process Writer [i=1 to N]{
2    while (true) {
3      ...
4      < await (nr = 0 and nw = 0)
5        nw := nw+1>;
6      write to DB;
7      < nw := nw - 1>
8    }
9  }
```

condition synchr.: converting to split binary semaphores

implementation of await's: possible via **split binary semaphores**

- May be used to implement different synchronization problems with different guards $B_1, B_2 \dots$

General pattern

- **entry**^a semaphore e , initialized to 1
 - For each guard B_i :
 - associate **1 counter** and
 - **1 delay**-semaphore
- both initialized to 0
- semaphore: **delay** the processes waiting for B_i
 - counter: count the number of **processes waiting** for B_i

^aEntry to the administrative CS's, not entry to data-base access

⇒ for **readers/writers** problem: **3 semaphores** and **2 counters**:

```
sem e = 1;
sem r = 0; int dr = 0;      # condition reader:  nw == 0
sem w = 0; int dw = 0;      # condition writer:  nr == 0 and nw == 0
```


Condition synchr.: converting to split binary semaphores (2)

- e , r and w form a split binary semaphore.
- All execution paths start with a P-operation and end with a V-operation \rightarrow Mutex

Signaling

We need a signal mechanism **SIGNAL** to pick which semaphore to signal.

- **SIGNAL**: make sure the invariant holds
- B_i holds when a process enters **CR** because either:
 - the process checks itself,
 - or
-

- e , r and w form a split binary semaphore.
- All execution paths start with a P-operation and end with a V-operation → Mutex

Signaling

We need a signal mechanism **SIGNAL** to pick which semaphore to signal.

- **SIGNAL**: make sure the invariant holds
- B_i holds when a process enters **CR** because either:
 - the process checks itself,
 - or the process is only signaled if B_i holds
- and another **pitfall**:

Condition synchr.: converting to split binary semaphores (2)

- e , r and w form a split binary semaphore.
- All execution paths start with a P-operation and end with a V-operation \rightarrow Mutex

Signaling

We need a signal mechanism **SIGNAL** to pick which semaphore to signal.

- **SIGNAL**: make sure the invariant holds
- B_i holds when a process enters **CR** because either:
 - the process checks itself,
 - or the process is only signaled if B_i holds
- and another **pitfall**: Avoid **deadlock** by checking the counters before the delay semaphores are signaled.
 - r is not signalled ($V(r)$) unless there is a delayed reader
 - w is not signalled ($V(w)$) unless there is a delayed writer

Condition synchr.: Reader

```
1   int nr := 0, nw = 0;      # condition variables (as before)
2   sem e := 1;              # delay semaphore
3   int dr := 0; sem r := 0; # delay counter + sem for reader
4   int dw := 0; sem w := 0; # delay counter + sem for writer
5   # invariant RW: (nr = 0  $\vee$  nw = 0)  $\wedge$  nw  $\leq$  1
```

```
1  process Reader [i=1 to M]{ # entry condition: nw = 0
2    while (true) {
3      ...
4      P(e);
5      if (nw > 0) { dr := dr + 1; # < await (nw=0)
6                    V(e);        # nr:=nr+1 >
7                    P(r)};
8      nr:=nr+1; SIGNAL;
9
10     read from DB;
11
12     P(e); nr:=nr -1; SIGNAL; # < nr:=nr-1 >
13   }
14 }
```

With condition synchronization: Writer

```
1  process Writer [i=1 to N]{ # entry condition: nw = 0 and nr = 0
2    while (true) {
3      ...
4      P(e); # < await (nr=0 ∧ nw=0)
5      if (nr > 0 or nw > 0) { # nw:=nw+1 >
6        dw := dw + 1;
7        V(e);
8        P(w) };
9      nw:=nw+1; SIGNAL;
10
11     write to DB;
12
13     P(e);nw:=nw -1; SIGNAL # < nw:=nw-1>
14   }
15 }
```

- SIGNAL

```
1  if (nw = 0 and dr > 0) {  
2      dr := dr - 1; V(r);           # awake reader  
3  }  
4  elseif (nr = 0 and nw = 0 and dw > 0) {  
5      dw := dw - 1; V(w);           # awake writer  
6  }  
7  else  
8      V(e);                          # release entry lock
```

Monitors

INF4140 - Models of concurrency

Monitors, lecture 4

Høsten 2014

19. Sep 2014



- **Concurrent** execution of different processes
- Communication by *shared variables*
- Processes may *interfere*

```
x := 0; co x := x + 1 || x := x + 2 oc
```

final value of x will be 1, 2, or 3

- **await** language – **atomic regions**

```
x := 0; co <x := x + 1> || <x := x + 2> oc
```

final value of x will be 3

- special tools for **synchronization**:
Last week: semaphores
Today: **monitors**

- Semaphores: review
- Monitors:
 - Main ideas
 - Syntax and semantics
 - Condition variables
 - Signaling disciplines for monitors
 - Synchronization problems:
 - Bounded buffer
 - Readers/writers
 - Interval timer
 - Shortest-job next scheduling
 - Sleeping barber

Semaphores

- Used as “synchronization variables”
- **Declaration:** `sem s = 1;`
- **Manipulation:** Only two operations, $P(s)$ and $V(s)$
- **Advantage:** Separation of business and synchronization code
- **Disadvantage:** Programming with semaphores can be tricky:
 - **Forgotten** P or V operations
 - **Too many** P or V operations
 - They are **shared between processes**
 - Global knowledge
 - May need to examine all processes to see how a semaphore works

Monitor

“Abstract data type + synchronization”

- program *modules* with *more structure* than semaphores
- monitor **encapsulates** data, which can only be *observed* and *modified* by the monitor's **procedures**.
 - contains **variables** that describe the *state*
 - variables can be **changed only** through the available procedures
- implicit **mutex**: only a procedure may be active at a time.
 - A procedure: mutex access to the data in the monitor
 - 2 procedures in the same monitor: never executed concurrently
- **Condition synchronization**:²⁵ is given by *condition variables*
- At a lower level of abstraction: monitors can be implemented using locks or semaphores

²⁵block a process until a particular condition holds.

- process = active \Leftrightarrow Monitor: = passive/re-active
- a procedure is *active*, if a statement in the procedure is executed by some process
- all shared variables: inside the monitor
- processes **communicate** by calling monitor procedures
- processes do not need to know all the implementation details
 - Only the visible effects of the called procedure are important
- the implementation can be changed, if visible effect remains the same
- Monitors and processes can be developed relatively independent \Rightarrow **Easier to understand** and develop parallel programs

```
1  monitor name {  
2      mon. variables    # shared global variables  
3      initialization  
4      procedures  
5  }
```

monitor: a form of **abstract data type**:

- *only* the procedures' names visible from outside the monitor:

call *name.opname(arguments)*


- statements *inside* a monitor: *no* access to variables *outside* the monitor
- monitor variables: **initialized** before the monitor is used

monitor **invariant**: used to describe the monitor's inner states

Condition variables

- monitors contain *special* type of variables: **cond** (condition)
- used for synchronizaton/to **delay** processes
- each such **variable** is associated with a **wait condition**
- “*value*” of a condition variable: **queue** of delayed processes
- **value**: not directly accessible by programmer
- Instead, **manipulate** it by **special operations**

```
cond cv;           # declares a condition variable cv
empty(cv);        # asks if the queue on cv is empty
wait(cv);         # causes the process to wait in the queue to cv
signal(cv);       # wakes up a process in the queue to cv
signal_all(cv);   # wakes up all processes in the queue to cv
```



Implementation of semaphores

A **monitor** with *P* and *V* operations:

```
1  monitor Semaphore { # monitor invariant:  $s \geq 0$ 
2    int s := 0         # value of the semaphore
3    cond pos;         # wait condition
4
5    procedure Psem() {
6      while (s=0) { wait (pos) };
7      s := s - 1
8    }
9
10
11   procedure Vsem() {
12     s := s+1;
13     signal (pos);
14   }
15 }
```

- **signal** on a condition variable **cv** roughly has the following effect:
 - **empty queue**: no effect
 - the **process** at the head of the queue to **cv** is **woken up**
- **wait** and **signal** constitute a *FIFO signaling strategy*
- When a process executes **signal(cv)**, then it is inside the monitor. If a waiting process is woken up, there would be *two active processes* in the monitor.

2 disciplines to provide mutex:

- **Signal and Wait (SW)**: the signaller waits, and the signalled process gets to execute immediately
- **Signal and Continue (SC)**: the signaller continues, and the signalled process executes later

Is this a **FIFO** semaphore **assuming SW** or **SC**?

```
1  monitor Semaphore { # monitor invariant:  $s \geq 0$ 
2    int s := 0        # value of the semaphore
3    cond pos;        # wait condition
4
5    procedure Psem() {
6      while (s=0) { wait (pos) };
7      s := s - 1
8    }
9
10
11   procedure Vsem() {
12     s := s+1;
13     signal (pos);
14   }
15 }
```

FIFO semaphore for SW

```
1  monitor Semaphore { # monitor invariant:  $s \geq 0$ 
2    int s := 0        # value of the semaphore
3    cond pos;        # wait condition
4
5    procedure Psem() {
6      while (s=0) { wait (pos) };
7      s := s - 1
8    }
9
10
11   procedure Vsem() {
12     s := s+1;
13     signal (pos);
14   }
15 }
```

FIFO semaphore for SW

```
1  monitor Semaphore { # monitor invariant:  $s \geq 0$ 
2    int s := 0        # value of the semaphore
3    cond pos;        # wait condition
4
5    procedure Psem() {
6      if (s=0) { wait (pos) };
7      s := s - 1
8    }
9
10
11   procedure Vsem() {
12     s := s+1;
13     signal (pos);
14   }
15 }
```


FIFO semaphore

FIFO semaphore with SC: can be achieved by explicit transfer of control inside the monitor (forward the condition).

```
1  monitor Semaphore_fifo { # monitor invariant:  $s \geq 0$ 
2    int s := 0;           # value of the semaphore
3    cond pos;             # wait condition
4
5    procedure Psem() {
6      if (s=0)
7        wait (pos);
8      else
9        s := s - 1
10   }
11
12
13   procedure Vsem() {
14     if empty(pos)
15       s := s + 1
16     else
17       signal(pos);
18   }
19 }
```

Bounded buffer synchronization (1)

- **buffer** of size n (“channel”, “pipe”)
- **producer**: performs **put** operations on the buffer.
- **consumer**: performs **get** operations on the buffer.
- **count**: number of items in the buffer
- two access operations (“methods”)
 - **put** operations must **wait** if buffer **full**
 - **get** operations must **wait** if buffer **empty**
- assume **SC** discipline²⁶

²⁶It's the commonly used one in practical languages/OS. 

Bounded buffer synchronization (2)

- When a **process** is **woken up**, it **goes back** to the monitor's **entry queue**
 - **Competes** with other processes for entry to the monitor
 - Arbitrary **delay** between awakening and start of execution
- ⇒ **re-test the wait condition**, when execution starts
 - E.g.: **put** process wakes up when the buffer is not full
 - Other processes can perform put operations before the awakened process starts up
 - Must therefore **re-check** that the buffer is not full

Bounded buffer synchronization monitors (3)

```
monitor Bounded_Buffer {  
    typeT buf[n]; int count := 0;  
    cond not_full, not_empty;  
  
    procedure put(typeT data){  
        while (count = n) wait(not_full);  
        # Put element into buf  
        count := count + 1; signal(not_empty);  
    }  
  
    procedure get(typeT &result) {  
        while (count = 0) wait(not_empty);  
        # Get element from buf  
        count := count - 1; signal(not_full);  
    }  
}
```

Bounded buffer synchronization: client-sides

```
process Producer[i = 1 to M]{  
    while (true){  
        ...  
        call Bounded_Buffer.put(data);  
    }  
}  
  
process Consumer[i = 1 to N]{  
    while (true){  
        ...  
        call Bounded_Buffer.get(result);  
    }  
}
```

Readers/writers problem

- Reader and writer processes share a common resource (“database”)
- Reader’s transactions can read data from the DB
- Write transactions can read and update data in the DB
- Assume:
 - DB is initially consistent and that
 - Each transaction, seen in isolation, maintains consistency
- To avoid interference between transactions, we require that
 - writers: exclusive access to the DB.
 - No writer: an arbitrary number of readers can access simultaneously

Monitor solution to the reader/writer problem (2)

- database **cannot** be encapsulated in a monitor, as the readers will not get shared access
- **monitor** instead used to **give access** to the processes
- processes don't enter the critical section (DB) until they have passed the **RW_Controller** monitor

Monitor procedures:

- **request_read**: requests read access
- **release_read**: reader leaves DB
- **request_write**: requests write access
- **release_write**: writer leaves DB

Assume that we have **two counters** as local variables in the monitor:

nr — number of readers

nw — number of writers

Invariant

We want RW to be a *monitor invariant*

- chose carefully **condition variables** for “communication” (waiting/signaling)

Let **two condition variables** **oktoread** og **oktowrite** regulate waiting readers and waiting writers, respectively.

Assume that we have **two counters** as local variables in the monitor:

nr — number of readers

nw — number of writers

Invariant

RW: $(nr = 0 \text{ or } nw = 0) \text{ and } nw \leq 1$

We want RW to be a *monitor invariant*

- chose carefully **condition variables** for “communication” (waiting/signaling)

Let **two condition variables** **oktoread** og **oktowrite** regulate waiting readers and waiting writers, respectively.

```

1  monitor RW_Controller {  # RW (nr = 0 or nw = 0) and nw ≤ 1
2      int nr:=0, nw:=0
3      cond oktoread ;    # signalled when nw = 0
4      cond oktowrite;    # sig'ed when nr = 0 and nw = 0
5
6      procedure request_read() {
7          while (nw > 0) wait(oktoread);
8          nr := nr + 1;
9      }
10     procedure release_read() {
11         nr := nr - 1;
12         if nr = 0 signal (oktowrite);
13     }
14
15     procedure request_write() {
16         while (nr > 0 or nw > 0) wait(oktowrite);
17         nw := nw + 1;
18     }
19
20     procedure release_write() {
21         nw := nw - 1;
22         signal(oktowrite);    # wake up 1 writer
23         signal_all(oktoread); # wake up all readers
24     }
25 }

```

- **monitor invariant** I : describe the monitor's inner state
- expresses relationship between monitor variables
- maintained by execution of procedures:
 - must hold: **after initialization**
 - must hold: when a **procedure terminates**
 - must hold: when we **suspend** execution due to a call to **wait**
- ⇒ can **assume** that the invariant holds *after* **wait** and when a **procedure starts**
- Should be as *strong* as possible

Monitor solution to reader/writer problem (6)

$RW: (nr = 0 \text{ or } nw = 0) \text{ and } nw \leq 1$

```
procedure request_read() {  
    # May assume that the invariant holds here  
    while (nw > 0) {  
        # the invariant holds here  
        wait(oktoread);  
        # May assume that the invariant holds here  
    }  
    # Here, we know that nw = 0...  
    nr := nr + 1;  
    # ...thus: invariant also holds after increasing nr  
}
```

Time server

- Monitor that enables sleeping for a given amount of time
- Resource: a logical clock (`tod`)
- Provides two operations:
 - `delay(interval)` the caller wishes to sleep for `interval` time
 - `tick` increments the logical clock with one tick
Called by the hardware, preferably with high execution priority
- Each process which calls `delay` computes its own time for wakeup: `wake_time := tod + interval;`
- Waits as long as `tod < wake_time`
 - Wait condition is dependent on local variables

Covering condition:

- `all` processes are woken up when it is possible for `some` to continue
- Each process checks its condition and sleeps again if this does not hold

Time server: covering condition

Invariant: $CLOCK : tod \geq 0 \wedge tod$ increases monotonically by 1

```
monitor Timer { int tod = 0; # Time Of Day  
  cond check; # signalled when tod is increased
```

```
  procedure delay(int interval) {  
    int wake_time;  
    wake_time = tod + interval;  
    while (wake_time > tod) wait(check);  
  }
```

```
  procedure tick() {  
    tod = tod + 1;  
    signal_all(check);  
  }  
}
```

- Not very effective if many processes will wait for a long time
- Can give many false alarms

Prioritized waiting

- Can also give additional argument to `wait`: `wait(cv, rank)`
 - Process waits in the queue to `cv` in ordered by the argument `rank`.
 - At signal:
Process with lowest `rank` is awakened first
- Call to `minrank(cv)` returns the value of `rank` to the first process in the queue (with the lowest rank)
 - The queue is not modified (no process is awakened)
- Allows more efficient implementation of Timer

Time server: Prioritized wait

- Uses prioritized waiting to order processes by check
- The process is awakened only when $tod \geq wake_time$
- Thus we do not need a `while` loop for delay

```
monitor Timer {
  int tod = 0; # Invariant: CLOCK
  cond check; # signalled when  $\text{minrank}(\text{check}) \leq \text{tod}$ 

  procedure delay(int interval) {
    int wake_time;
    wake_time := tod + interval;
    if (wake_time > tod) wait(check, wake_time);
  }

  procedure tick() {
    tod := tod + 1;
    while (!empty(check) &&  $\text{minrank}(\text{check}) \leq \text{tod}$ )
      signal(check);
  }
}
```

Shortest-Job-Next allocation

- Competition for a shared resource
- A monitor administrates access to the resource
- Call to `request(time)`
 - Caller needs access for time interval `time`
 - If the resource is free: caller gets access directly
- Call to `release`
 - The resource is released
 - If waiting processes: The resource is allocated to the waiting process with lowest value of `time`
- Implemented by prioritized wait

Shortest-Job-Next allocation (2)

```
1  monitor Shortest_Job_Next {
2    bool free = true;
3    cond turn;
4
5    procedure request(int time) {
6      if (free)
7        free := false
8      else
9        wait(turn, time)
10   }
11
12   procedure release() {
13     if (empty(turn))
14       free := true;
15     else
16       signal(turn);
17   }
```



The story of the sleeping barber

- barbershop: with two doors and some chairs.
- customers: come in through one door and leave through the other. Only one customer sits the he barber chair at a time.
- Without customers: barber sleeps in one of the chairs.
- When a customer arrives and the barber sleeps \Rightarrow barber is woken up and the customer takes a seat.
- barber busy \Rightarrow the customer takes a nap
- Once served, barber lets customer out the exit door.
- If there are waiting customers, one of these is woken up. Otherwise the barber sleeps again.

Assume the following *monitor procedures*

Client: `get_haircut`: called by the customer, returns when haircut is done

Server: barber calls:

- `get_next_customer`: called by the barber to serve a customer
- `finish_haircut`: called by the barber to let a customer out of the barbershop

Rendez-vous

Similar to a **two**-process barrier: *Both* parties must arrive before either can continue.^a

- The barber must wait for a customer
- Customer must wait until the barber is available

The barber can have rendezvous with an arbitrary customer.

^aLater, in the context of message passing, will have a closer look at making rendez-vous synchronization (using channels), but the pattern “2 partners must be present at a point at the same time” is analogous.

Organize the synch.: Identify the synchronization needs

1. barber must wait until
 - 1.1 customer sits in chair
 - 1.2 customer left barbershop
2. customer must wait until
 - 2.1 the barber is available
 - 2.2 the barber opens the exit door

client perspective:

- two phases (during `get_haircut`)
 1. “entering”
 - trying to get hold of barber,
 - sleep otherwise
 2. “leaving”:
- between the phases: **suspended**

Processes signal when one of the wait conditions is satisfied.

Organize the synchronization: state

3 var's to synchronize the processes:

`barber`, `chair` and `open` (initially 0)

binary variables, alternating between 0 and 1:

- for entry-`rendevouz`
 1. `barber = 1` : the barber is ready for a new customer
 2. `chair = 1`: the customer sits in a chair, the barber hasn't begun to work
- for exit-`sync`
 3. `open = 1`: exit door is open, the customer has not yet left

Sleeping barber

```
1  monitor Barber_Shop {
2    int barber := 0, chair := 0, open := 0;
3    cond barber_available;           # signalled when barber > 0
4    cond chair_occupied;            # signalled when chair > 0
5    cond door_open;                 # signalled when open > 0
6    cond customer_left;            # signalled when open = 0
7
8    procedure get_haircut() {
9      while (barber = 0) wait(barber_available); # RV with barber
10     barber := barber - 1;
11     chair := chair + 1; signal(chair_occupied);
12
13     while (open = 0) wait(door_open);           # leave shop
14     open := open - 1; signal(customer_left);
15 }
16 procedure get_next_customer() {                # RV with client
17     barber := barber + 1; signal(barber_available);
18     while (chair = 0) wait(chair_occupied);
19     chair := chair - 1;
20 }
21 procedure finished_cut() {
22     open := open + 1; signal(door_open);        # get rid of custo
23     while (open > 0) wait(customer_left);
24 }
```

Sleeping barber

```
1  monitor Barber_Shop {
2    int barber := 0, chair := 0, open := 0;
3    cond barber_available;           # signalled when barber > 0
4    cond chair_occupied;            # signalled when chair > 0
5    cond door_open;                 # signalled when open > 0
6    cond customer_left;             # signalled when open = 0
7
8    procedure get_haircut() {
9      while (barber = 0) wait(barber_available); # RV with barber
10     barber := barber - 1;
11     chair := chair + 1; signal(chair_occupied);
12
13     while (open = 0) wait(door_open);           # leave shop
14     open := open - 1; signal(customer_left);
15 }
16 procedure get_next_customer() {                 # RV with client
17     barber := barber + 1; signal(barber_available);
18     while (chair = 0) wait(chair_occupied);
19     chair := chair - 1;
20 }
21 procedure finished_cut() {
22     open := open + 1; signal(door_open);         # get rid of custo
23     while (open > 0) wait(customer_left);
24 }
```

Sleeping barber

```
1  monitor Barber_Shop {
2    int barber := 0, chair := 0, open := 0;
3    cond barber_available;           # signalled when barber > 0
4    cond chair_occupied;            # signalled when chair > 0
5    cond door_open;                 # signalled when open > 0
6    cond customer_left;            # signalled when open = 0
7
8    procedure get_haircut() {
9      while (barber = 0) wait(barber_available); # RV with barber
10     barber := barber - 1;
11     chair := chair + 1; signal(chair_occupied);
12
13     while (open = 0) wait(door_open);           # leave shop
14     open := open - 1; signal(customer_left);
15 }
16 procedure get_next_customer() {                # RV with client
17     barber := barber + 1; signal(barber_available);
18     while (chair = 0) wait(chair_occupied);
19     chair := chair - 1;
20 }
21 procedure finished_cut() {
22     open := open + 1; signal(door_open);        # get rid of custo
23     while (open > 0) wait(customer_left);
24 }
```

Program analysis

INF4140 - Models of concurrency

Program Analysis, lecture 5

Høsten 2014

26.9.2014



Is my program correct?

Central question for this and the next lecture.

- Does a given program behave as intended?
- Surprising behavior?

$$x := 5; \{ x = 5 \} \langle x := x + 1 \rangle; \{ x = ? \}$$

- clear: $x = 5$ *immediately* after first assignment
- Will this still hold when the second assignment is executed?
 - Depends on other processes
- What will be the final value of x ?

Today: Basic machinery for program reasoning

Next week: Extending this machinery to the concurrent setting

Concurrent executions

- Concurrent program: several threads operating on (here) *shared* variables
- Parallel updates to x and y :

$$\text{co } \langle x := x \times 3; \rangle \parallel \langle y := y \times 2; \rangle \text{ oc}$$

- Every concurrent execution can be written as a sequence of atomic operations (gives one history)
- Two possible histories for the above program
- Generally, if n processes executes m atomic operations each:

$$\frac{(n * m)!}{m!^n} \quad \text{If } n=3 \text{ and } m=4: \frac{(3 * 4)!}{4!^3} = 34650$$

How to verify program properties?


- *Testing* or *debugging* increases confidence in the program correctness, but does not guarantee *correctness*
 - Program testing can be an effective way to show the presence of bugs, but not their absence
- *Operational reasoning* (exhaustive case analysis) tries all possible executions of a program
- *Formal analysis* (assertional reasoning) allows to *deduce* the correctness of a program without executing it
 - *Specification* of program behavior
 - Formal argument that the specification is correct

- A *state* of a program consists of the values of the program variables at a point in time, example: $\{ x = 2 \wedge y = 3 \}$
- The *state space* of a program is given by the different values that the declared variables can take
- Sequential program: one execution thread operates on its own state space
- The state may be *changed* by assignments (“imperative”)

Example

```
{ x = 5 ∧ y = 5 } x := x * 2; { x = 10 ∧ y = 5 } y := y * 2; { x = 10 ∧ y = 10 }
```

- Given program S as sequence $S_1; S_2; \dots; S_n$, starting in a state p_0 :



where p_1, p_2, \dots, p_n are the different states during execution

- Can be documented by: $\{p_0\}S_1\{p_1\}S_2\{p_2\} \dots \{p_{n-1}\}S_n\{p_n\}$
- p_0, p_n gives an external specification of the program:
 $\{p_0\}S\{p_n\}$
- We often refer to p_0 as the *initial* state and p_n as the *final* state

Example (from previous slide)

$$\{x = 5 \wedge y = 5\} x := x * 2; y := y * 2; \{x = 10 \wedge y = 10\}$$

Want to express more **general** properties of programs, like

$$\{ x = y \} x := x * 2; y := y * 2; \{ x = y \}$$

- If the assertion $x = y$ holds, when the program *starts*, $x = y$ will also hold when/if the program *terminates*
- Does not talk about particular *values* of x and y , but about *relations* between their values
- Assertions characterise *sets* of states

Example

The assertion $x = y$ describes *all* states where the values of x and y are equal, like $\{x = -1 \wedge y = -1\}$, $\{x = 1 \wedge y = 1\}$, ...

Assertions

- An assertion P can be viewed as a *set* of states where P is true:

$x = y$ All states where x has the same value as y

$x \leq y$: All states where the value of x is less or equal to the value of y

$x = 2 \wedge y = 3$ Only one state (if x and y are the only variables)

true All states

false No state

Example

$$\{ x = y \} x := x * 2; \{ x = 2 * y \} y := y * 2; \{ x = y \}$$

Then this must also hold for particular values of x and y satisfying the initial assertion, like $x = y = 5$

Formal analysis of programs

- Establish program properties, using a system for formal reasoning
- Help in understanding how a program behaves
- Useful for program construction
- Look at logics for formal analysis
- basis of analysis [tool](#)

Formal system

- *Axioms*: Defines the meaning of individual program statements
- *Rules*: Derive the meaning of a program from the individual statements in the program

Our formal system consists of:

- A set of *symbols* (constants, variables,...)
- A set of *formulas* (meaningful combination of symbols)
- A set of *axioms* (assumed to be true)
- A set of *inference rules* of the form:

Inference rule

$$\frac{H_1 \quad \dots \quad H_n}{C}$$

- Where each H_i is an *assumption*, and C is the *conclusion*
- The conclusion is true if all the assumptions are true
- The inference rules specify how to derive additional true formulas from axioms and other true formulas.

- (program + extra) variables: x, y, z, \dots
- Relation symbols: \leq, \geq, \dots
- Function symbols: $+, -, \dots$, and constants
 $0, 1, 2, \dots, \textit{true}, \textit{false}$
- Equality (also a relation symbol): $=$

Meaningful combination of symbols

Assume that A and B are formulas, then the following are also formulas:

$\neg A$ means “not A ”

$A \vee B$ means “ A or B ”

$A \wedge B$ means “ A and B ”

$A \Rightarrow B$ means “ A implies B ”

If x is a variable and A , the following are formulas:²⁷

$\forall x : A(x)$ means “ A is true for all values of x ”

$\exists x : A(x)$ means “there is (at least) one value of x such that A is true”

²⁷ $A(x)$ to indicate that, here, A (typically) contains x .

Examples of axioms and rules

Typical axioms:

- $A \vee \neg A$
- $A \Rightarrow A$

Typical rules:

$$\frac{A \quad B}{A \wedge B} \text{ And-I}$$

$$\frac{A}{A \vee B} \text{ Or-I}$$

$$\frac{A \Rightarrow B \quad A}{B} \text{ Or-E}$$

Example

$$\frac{x = 5 \quad y = 5}{x = 5 \wedge y = 5} \text{ And-I}$$

$$\frac{x = 5}{x = 5 \vee y = 5} \text{ Or-I}$$

$$\frac{x \geq 0 \Rightarrow y \geq 0 \quad x \geq 0}{y \geq 0} \text{ Or-E}$$

- **Interpretation:** describe each formula as either *true* or *false*
- **Proof:** derivation tree where all leaf nodes are axioms
- **Theorems:** a “formula” derivable in a given proof system
- **Soundness** (of the logic): If we can prove (“derive”) some formula P (in the logic) then P is actually (semantically) true
- **Completeness:** If a formula P is true, it can be proven

- PL lets us *express* and *prove* properties about programs
- *Formulas* are of the form

“Hoare triple”

$$\{ P_1 \} S \{ P_2 \}$$

- S : program statement(s)
- $P, P_1, P', Q \dots$: assertions over program states (including $\neg, \wedge, \vee, \exists, \forall$)
- In above triple P_1 : Pre-condition, and P_2 post-condition of S

Example

$$\{ x = y \} x := x * 2; y := y * 2; \{ x = y \}$$

The proof system PL (Hoare logic)

- Express and prove program properties
- $\{P\} S \{Q\}$
 - P, Q may be seen as a **specification** of the program S
 - Code analysis by proving the specification (in PL)
 - No need to execute the code in order to do the analysis
 - An *interpretation* maps triples to *true* or *false*
 - $\{x = 0\} x := x + 1; \{x = 1\}$ should be *true*
 - $\{x = 0\} x := x + 1; \{x = 0\}$ should be *false*

- Basic idea: *Specify* what the program is supposed to do (pre- and post-conditions)
- Pre- and post-conditions are given as assertions over the program state
- Use PL for a mathematical argument that the program satisfies its specification

Interpretation (“semantics”) of triples is related to code execution

Partial correctness interpretation

$\{P\} S \{Q\}$ is *true*/holds, if the following is the case:

- If the initial state of S satisfies P (P holds for the initial state of S),
- and **if**^a S terminates,
- then Q is *true* in the final state of S

^aThus: if S does not terminate, all bets are off. . .

Expresses *partial correctness* (termination of S is assumed)

Example

$\{x = y\} x := x * 2; y := y * 2; \{x = y\}$ is *true*

if the initial state satisfies $x = y$ and, in case the execution terminates, then the final state satisfies $x = y$

Some true formulas:

$$\begin{aligned} & \{ x = 0 \} x := x + 1; \{ x = 1 \} \\ & \{ x = 4 \} x := 5; \{ x = 5 \} \\ & \{ \text{true} \} x := 5; \{ x = 5 \} \\ & \{ y = 4 \} x := 5; \{ y = 4 \} \\ & \{ x = 4 \} x := x + 1; \{ x = 5 \} \\ & \{ x = a \wedge y = b \} x = x + y; \{ x = a + b \wedge y = b \} \\ & \{ x = 4 \wedge y = 7 \} x := x + 1; \{ x = 5 \wedge y = 7 \} \\ & \{ x = y \} x := x + 1; y := y + 1; \{ x = y \} \end{aligned}$$

Some formulas that are not *true*:

$$\begin{aligned} & \{ x = 0 \} x := x + 1; \{ x = 0 \} \\ & \{ x = 4 \} x := 5; \{ x = 4 \} \\ & \{ x = y \} x := x + 1; y := y - 1; \{ x = y \} \\ & \{ x > y \} x := x + 1; y := y + 1; \{ x < y \} \end{aligned}$$

Partial correctness

- The interpretation of $\{ P \} S \{ Q \}$ assumes/ignores termination of S , termination is not proven.
- The assertions (P, Q) express *safety* properties
- The pre- and postconditions *restrict* possible states

The assertion *true* can be viewed as all states. The assertion *false* can be viewed as no state. What does each of the following triple express?

$$\{ P \} S \{ false \}$$
$$\{ P \} S \{ true \}$$
$$\{ true \} S \{ Q \}$$
$$\{ false \} S \{ Q \}$$

- The interpretation of $\{ P \} S \{ Q \}$ assumes/ignores termination of S , termination is not proven.
- The assertions (P, Q) express *safety* properties
- The pre- and postconditions *restrict* possible states

The assertion *true* can be viewed as all states. The assertion *false* can be viewed as no state. What does each of the following triple express?

$\{ P \} S \{ false \}$ S does not terminate

$\{ P \} S \{ true \}$

$\{ true \} S \{ Q \}$

$\{ false \} S \{ Q \}$

- The interpretation of $\{ P \} S \{ Q \}$ assumes/ignores termination of S , termination is not proven.
- The assertions (P, Q) express *safety* properties
- The pre- and postconditions *restrict* possible states

The assertion *true* can be viewed as all states. The assertion *false* can be viewed as no state. What does each of the following triple express?

$\{ P \} S \{ false \}$ S does not terminate

$\{ P \} S \{ true \}$ trivially true

$\{ true \} S \{ Q \}$

$\{ false \} S \{ Q \}$

- The interpretation of $\{ P \} S \{ Q \}$ assumes/ignores termination of S , termination is not proven.
- The assertions (P, Q) express *safety* properties
- The pre- and postconditions *restrict* possible states

The assertion *true* can be viewed as all states. The assertion *false* can be viewed as no state. What does each of the following triple express?

| | |
|-------------------------|--------------------------------------------------------------|
| $\{ P \} S \{ false \}$ | S does not terminate |
| $\{ P \} S \{ true \}$ | trivially true |
| $\{ true \} S \{ Q \}$ | Q holds after S in any case (provided S terminates) |
| $\{ false \} S \{ Q \}$ | |

Partial correctness

- The interpretation of $\{ P \} S \{ Q \}$ assumes/ignores termination of S , termination is not proven.
- The assertions (P, Q) express *safety* properties
- The pre- and postconditions *restrict* possible states

The assertion *true* can be viewed as all states. The assertion *false* can be viewed as no state. What does each of the following triple express?

| | |
|-------------------------|--------------------------------------------------------------|
| $\{ P \} S \{ false \}$ | S does not terminate |
| $\{ P \} S \{ true \}$ | trivially true |
| $\{ true \} S \{ Q \}$ | Q holds after S in any case (provided S terminates) |
| $\{ false \} S \{ Q \}$ | trivially true |

A proof system consists of *axioms* and *rules*
here: structural analysis of programs

- Axioms for basic statements:
 - $x := e, \text{ skip}, \dots$
- Rules for composed statements:
 - $S_1; S_2, \text{ if, while, await, co} \dots \text{oc}, \dots$

Formulas in PL

- formulas = triples
- theorems = derivable formulas
- hopefully: all derivable formulas are also “really” (= semantically) true
- derivation: starting from **axioms**, using derivation **rules**
-

$$\frac{H_1 \quad H_2 \quad \dots \quad H_n}{C}$$

- axioms: can be seen as rules without premises

If a triple $\{ P \} S \{ Q \}$ is a *theorem* in PL (i.e., derivable), the triple is actually true!

- Example: we want

$$\{ x = 0 \} x := x + 1 \{ x = 1 \}$$

to be a theorem (since it was interpreted as *true*),

- but

$$\{ x = 0 \} x := x + 1 \{ x = 0 \}$$

should *not* be a theorem (since it was interpreted as *false*)

Soundness: All theorems in PL are true

If we can use PL to prove some property of a program, then this property will hold for all executions of the program

(Textual) substitution

$P_{x \leftarrow e}$ means, all free occurrences of x in P are replaced by expression e .

Example

$$\begin{aligned}(x = 1)_{x \leftarrow (x+1)} &\Leftrightarrow x + 1 = 1 \\(x + y = a)_{y \leftarrow (y+x)} &\Leftrightarrow x + (y + x) = a \\(y = a)_{x \leftarrow (x+y)} &\Leftrightarrow y = a\end{aligned}$$

Substitution propagates into formulas:

$$\begin{aligned}(\neg A)_{x \leftarrow e} &\Leftrightarrow \neg(A_{x \leftarrow e}) \\(A \wedge B)_{x \leftarrow e} &\Leftrightarrow A_{x \leftarrow e} \wedge B_{x \leftarrow e} \\(A \vee B)_{x \leftarrow e} &\Leftrightarrow A_{x \leftarrow e} \vee B_{x \leftarrow e}\end{aligned}$$

Remark on textual substitution

$P_{x \leftarrow e}$

- Only *free* occurrences of x are substituted
- Variable occurrences may be *bound* by quantifiers, then that occurrence of the variable is not free (but bound)

Example (Substitution)

$$(\exists y : x + y > 0)_{x \leftarrow 1} \Leftrightarrow$$

$$(\exists x : x + y > 0)_{x \leftarrow 1} \Leftrightarrow$$

$$(\exists x : x + y > 0)_{y \leftarrow x} \Leftrightarrow$$

Correspondingly for \forall

Remark on textual substitution

$P_{x \leftarrow e}$

- Only *free* occurrences of x are substituted
- Variable occurrences may be *bound* by quantifiers, then that occurrence of the variable is not free (but bound)

Example (Substitution)

$$(\exists y : x + y > 0)_{x \leftarrow 1} \Leftrightarrow \exists y : 1 + y > 0$$

$$(\exists x : x + y > 0)_{x \leftarrow 1} \Leftrightarrow$$

$$(\exists x : x + y > 0)_{y \leftarrow x} \Leftrightarrow$$

Correspondingly for \forall

Remark on textual substitution

$P_{x \leftarrow e}$

- Only *free* occurrences of x are substituted
- Variable occurrences may be *bound* by quantifiers, then that occurrence of the variable is not free (but bound)

Example (Substitution)

$$(\exists y : x + y > 0)_{x \leftarrow 1} \Leftrightarrow \exists y : 1 + y > 0$$

$$(\exists x : x + y > 0)_{x \leftarrow 1} \Leftrightarrow \exists x : x + y > 0$$

$$(\exists x : x + y > 0)_{y \leftarrow x} \Leftrightarrow$$

Correspondingly for \forall

Remark on textual substitution

$P_{x \leftarrow e}$

- Only *free* occurrences of x are substituted
- Variable occurrences may be *bound* by quantifiers, then that occurrence of the variable is not free (but bound)

Example (Substitution)

$$(\exists y : x + y > 0)_{x \leftarrow 1} \Leftrightarrow \exists y : 1 + y > 0$$

$$(\exists x : x + y > 0)_{x \leftarrow 1} \Leftrightarrow \exists x : x + y > 0$$

$$(\exists x : x + y > 0)_{y \leftarrow x} \Leftrightarrow \exists z : z + x > 0$$

Correspondingly for \forall

The assignment axiom – Motivation

Given by backward construction over the assignment:

- Given the postcondition to the assignment, we may derive the precondition!

What is the precondition?

$$\{ ? \} x := e \{ x = 5 \}$$

If the assignment $x = e$ should terminate in a state where x has the value 5, the expression e must have the value 5 before the assignment:

$$\begin{array}{l} \{ e = 5 \} \quad x := e \quad \{ x = 5 \} \\ \{ (x = 5)_{x \leftarrow e} \} \quad x := e \quad \{ x = 5 \} \end{array}$$

“Backwards reasoning:” Given a postcondition, we may construct the precondition:

Axiom for the assignment statement

$$\{ P_{x \leftarrow e} \} x := e \{ P \} \quad \text{Assign}$$

If the assignment $x := e$ should lead to a state that satisfies P , the state before the assignment must satisfy P where x is replaced by e .

Proving an assignment

To prove the triple $\{ P \} x := e \{ Q \}$ in PL, we must show that the precondition P implies $Q_{x \leftarrow e}$

$$\frac{P \Rightarrow Q_{x \leftarrow e} \quad \{ Q_{x \leftarrow e} \} x := e \{ Q \}}{\{ P \} x := e \{ Q \}}$$

The blue implication is a logical proof obligation. In this course we only convince ourself that these are true (we do not prove them formally).

- $Q_{x \leftarrow e}$ is the largest set of states such that the assignment is guaranteed to terminate with Q
- largest set corresponds to **weakest condition** \Rightarrow **weakest-precondition** reasoning
- We must show that the set of states P is within this set

$$\frac{\text{true} \Rightarrow 1 = 1}{\{ \text{true} \} x := 1 \{ x = 1 \}}$$

$$\frac{x = 0 \Rightarrow x + 1 = 1}{\{ x = 0 \} x := x + 1 \{ x = 1 \}}$$

$$\frac{(x = a \wedge y = b) \Rightarrow x + y = a + b \wedge y = b}{\{ x = a \wedge y = b \} x := x + y \{ x = a + b \wedge y = b \}}$$

$$\frac{x = a \Rightarrow 0 * y + x = a}{\{ x = a \} q := 0 \{ q * y + x = a \}}$$

$$\frac{y > 0 \Rightarrow y \geq 0}{\{ y > 0 \} x := y \{ x \geq 0 \}}$$

The skip statement does nothing

Axiom:

$$\{ P \} \text{ skip } \{ P \} \quad \text{Skip}$$

$$\frac{\{ P \} S_1 \{ R \} \quad \{ R \} S_2 \{ Q \}}{\{ P \} S_1; S_2 \{ Q \}} \text{Seq}$$

$$\frac{\{ P \wedge B \} S \{ Q \} \quad P \wedge \neg B \Rightarrow Q}{\{ P \} \text{ if } B \text{ then } S \{ Q \}} \text{Cond'}$$

$$\frac{\{ I \wedge B \} S \{ I \}}{\{ I \} \text{ while } B \text{ do } S \{ I \wedge \neg B \}} \text{While}$$

$$\frac{\{ P \} S \{ Q \} \quad P' \Rightarrow P \quad Q \Rightarrow Q'}{\{ P' \} S \{ Q' \}} \text{Consequence}$$

- Blue: logical proof obligations
- the rule for while needs a *loop invariant*!
- for-loop: exercise 2.22!

Sequential composition and consequence

Backward construction over assignments:

$$\frac{x = y \Rightarrow 2 * x = 2 * y}{\{ x = y \} x := x * 2 \{ x = 2 * y \} \quad \{ (x = y)_{y \leftarrow 2y} \} y := y * 2 \{ x = y \}}$$
$$\{ x = y \} x := x * 2; y := y * 2 \{ x = y \}$$

Sometimes we don't bother to write down the assignment axiom:

$$\frac{(q * y) + x = a \Rightarrow ((q + 1) * y) + x - y = a}{\{ (q * y) + x = a \} x := x - y; \{ ((q + 1) * y) + x = a \}}$$
$$\{ (q * y) + x = a \} x := x - y; q := q + 1 \{ (q * y) + x = a \}$$

- Do *not* occur in program text
- Used only in *assertions*
- May be used to “freeze” initial values of variables
- May then talk about these values in the postcondition

Example

$$\{ x = x_0 \} \text{ if } (x < 0) \text{ then } x := -x \{ x \geq 0 \wedge (x = x_0 \vee x = -x_0) \}$$

where $(x = x_0 \vee x = -x_0)$ states that

- the final value of x equals the initial value, *or*
- the final value of x is the negation of the initial value

Example: if statement

Verification of:

$$\{ x = x_0 \} \text{ if } (x < 0) \text{ then } x := -x \{ x \geq 0 \wedge (x = x_0 \vee x = -x_0) \}$$

$$\frac{\{ P \wedge B \} S \{ Q \} \quad (P \wedge \neg B) \Rightarrow Q}{\{ P \} \text{ if } B \text{ then } S \{ Q \}} \text{Cond'}$$

- $\{ P \wedge B \} S \{ Q \}$:
 $\{ x = x_0 \wedge x < 0 \} x := -x \{ x \geq 0 \wedge (x = x_0 \vee x = -x_0) \}$

Backward construction (assignment axiom) gives the implication:

$$x = x_0 \wedge x < 0 \Rightarrow (-x \geq 0 \wedge (-x = x_0 \vee -x = -x_0))$$

- $P \wedge \neg B \Rightarrow Q$:
 $x = x_0 \wedge x \geq 0 \Rightarrow (x \geq 0 \wedge (x = x_0 \vee x = -x_0))$

Example: if statement

Verification of:

$$\{ x = x_0 \} \text{ if } (x < 0) \text{ then } x := -x \{ x \geq 0 \wedge (x = x_0 \vee x = -x_0) \}$$

$$\frac{\{ P \wedge B \} S \{ Q \} \quad (P \wedge \neg B) \Rightarrow Q}{\{ P \} \text{ if } B \text{ then } S \{ Q \}} \text{Cond'}$$

- $\{ P \wedge B \} S \{ Q \}$:
 $\{ x = x_0 \wedge x < 0 \} x := -x \{ x \geq 0 \wedge (x = x_0 \vee x = -x_0) \}$

Backward construction (assignment axiom) gives the implication:

$$x = x_0 \wedge x < 0 \Rightarrow (-x \geq 0 \wedge (-x = x_0 \vee -x = -x_0))$$

- $P \wedge \neg B \Rightarrow Q$:
 $x = x_0 \wedge x \geq 0 \Rightarrow (x \geq 0 \wedge (x = x_0 \vee x = -x_0))$

INF4140 - Models of concurrency

Program Analysis, lecture 6

Høsten 2014

3.10.2014



Program Analysis

- PL lets us *express* and *prove* properties about programs
- *Formulas* are on the form

“triple”

$$\{ P \} S \{ Q \}$$

- S : program statement(s)
- P and Q : assertions over program states
- P : Pre-condition
- Q : Post-condition

If we can use PL to prove some property of a program, then this property will hold for all executions of the program

$$\frac{\{P\} S_1 \{R\} \quad \{R\} S_2 \{Q\}}{\{P\} S_1; S_2 \{Q\}} \text{Seq}$$

$$\frac{\{P \wedge B\} S \{Q\} \quad P \wedge \neg B \Rightarrow Q}{\{P\} \text{ if } B \text{ then } S \{Q\}} \text{Cond}'$$

$$\frac{\{I \wedge B\} S \{I\}}{\{I\} \text{ while } B \text{ do } S \{I \wedge \neg B\}} \text{While}$$

$$\frac{\{P\} S \{Q\} \quad P' \Rightarrow P \quad Q \Rightarrow Q'}{\{P'\} S \{Q'\}} \text{Consequence}$$

- Cannot control the execution in the same manner as for if statements
 - Cannot tell from the code how many times the loop body will be executed

$$\{ y \geq 0 \} \text{ while } (y > 0) \ y := y - 1$$

- Cannot speak about the state after the first, second, third iteration
- **Solution:** Find an assertion I that is maintained by the loop body
 - Loop invariant: express a property preserved by the loop
- Often hard to find suitable loop invariants
 - This course is *not* an exercise in finding complicated invariants

$$\frac{\{ I \wedge B \} S \{ I \}}{\{ I \} \text{ while } B \text{ do } S \{ I \wedge \neg B \}} \text{ While}$$

Can use this rule to reason about the more general case:

$$\{ P \} \text{ while } B \text{ do } S \{ Q \}$$

where

- P need not be the loop invariant
- Q need not match $(I \wedge \neg B)$ syntactically

Combine While-rule with Consequence-rule to prove:

- **Entry:** $P \Rightarrow I$
- **Loop:** $\{ I \wedge B \} S \{ I \}$
- **Exit:** $I \wedge \neg B \Rightarrow Q$

While rule: example

$\{ 0 \leq n \} k := 0; \{ k \leq n \} \text{ while } (k < n) k := k + 1; \{ k = n \}$

Composition rule splits a proof in two: assignment and loop.

Let $k \leq n$ be the loop invariant

- **Entry:** $k \leq n$ follows from itself

- **Loop:**

$$\frac{k < n \Rightarrow k + 1 \leq n}{\{ k \leq n \wedge k < n \} k := k + 1 \{ k \leq n \}}$$

- **Exit:** $(k \leq n \wedge \neg(k < n)) \Rightarrow k = n$

Rule for await

$$\frac{\{ P \wedge B \} S \{ Q \}}{\{ P \} \langle \text{await}(B) S \rangle \{ Q \}} \text{Await}$$

Remember: we are reasoning about safety properties

- Termination is assumed/ignored
- the rule does not speak about waiting or progress

Concurrent execution

Assume two statements S_1 and S_2 such that:

$$\{ P_1 \} \langle S_1 \rangle \{ Q_1 \} \quad \text{and} \quad \{ P_2 \} \langle S_2 \rangle \{ Q_2 \}$$

Note: to avoid further complications right now: S_i 's are enclosed into “ \langle atomic brackets \rangle ”.

First attempt for a co...oc rule in PL:

$$\frac{\{ P_1 \} \langle S_1 \rangle \{ Q_1 \} \quad \{ P_2 \} \langle S_2 \rangle \{ Q_2 \}}{\{ P_1 \wedge P_2 \} \text{co}\langle S_1 \rangle \parallel \langle S_2 \rangle \text{oc} \{ Q_1 \wedge Q_2 \}} \text{Par}$$

Example (Problem with this rule)

$$\frac{\{ x = 0 \} \langle x := x + 1 \rangle \{ x = 1 \} \quad \{ x = 0 \} \langle x := x + 2 \rangle \{ x = 2 \}}{\{ x = 0 \} \text{co}\langle x := x + 1 \rangle \parallel \langle x := x + 2 \rangle \text{oc} \{ x = 1 \wedge x = 2 \}}$$

but this conclusion is not true: the postcondition should be $x = 3$!

Concurrent execution

Assume two statements S_1 and S_2 such that:

$$\{ P_1 \} \langle S_1 \rangle \{ Q_1 \} \quad \text{and} \quad \{ P_2 \} \langle S_2 \rangle \{ Q_2 \}$$

Note: to avoid further complications right now: S_i 's are enclosed into “ \langle atomic brackets \rangle ”.

First **attempt** for a $\text{co} \dots \text{oc}$ rule in PL:

$$\frac{\{ P_1 \} \langle S_1 \rangle \{ Q_1 \} \quad \{ P_2 \} \langle S_2 \rangle \{ Q_2 \}}{\{ P_1 \wedge P_2 \} \text{co} \langle S_1 \rangle \parallel \langle S_2 \rangle \text{oc} \{ Q_1 \wedge Q_2 \}} \text{Par}$$

Example (Problem with this rule)

$$\frac{\{ x = 0 \} \langle x := x + 1 \rangle \{ x = 1 \} \quad \{ x = 0 \} \langle x := x + 2 \rangle \{ x = 2 \}}{\{ x = 0 \} \text{co} \langle x := x + 1 \rangle \parallel \langle x := x + 2 \rangle \text{oc} \{ x = 1 \wedge x = 2 \}}$$

but this conclusion is not true: the postcondition should be $x = 3!$

Concurrent execution

Assume two statements S_1 and S_2 such that:

$$\{ P_1 \} \langle S_1 \rangle \{ Q_1 \} \quad \text{and} \quad \{ P_2 \} \langle S_2 \rangle \{ Q_2 \}$$

Note: to avoid further complications right now: S_i 's are enclosed into “ \langle atomic brackets \rangle ”.

First **attempt** for a $\text{co} \dots \text{oc}$ rule in PL:

$$\frac{\{ P_1 \} \langle S_1 \rangle \{ Q_1 \} \quad \{ P_2 \} \langle S_2 \rangle \{ Q_2 \}}{\{ P_1 \wedge P_2 \} \text{co} \langle S_1 \rangle \parallel \langle S_2 \rangle \text{oc} \{ Q_1 \wedge Q_2 \}} \text{Par}$$

Example (Problem with this rule)

$$\frac{\{ x = 0 \} \langle x := x + 1 \rangle \{ x = 1 \} \quad \{ x = 0 \} \langle x := x + 2 \rangle \{ x = 2 \}}{\{ x = 0 \} \text{co} \langle x := x + 1 \rangle \parallel \langle x := x + 2 \rangle \text{oc} \{ x = 1 \wedge x = 2 \}}$$

but this conclusion is not true: the postcondition should be $x = 3!$

Interference problem

$$S_1 \quad \{ x = 0 \} \langle x := x + 1 \rangle \{ x = 1 \}$$

$$S_2 \quad \{ x = 0 \} \langle x := x + 2 \rangle \{ x = 2 \}$$

- execution of S_2 interferes with pre- and postconditions of S_1
 - The assertion $x = 0$ need not hold when S_1 starts execution
- execution of S_1 interferes with pre- and postconditions of S_2
 - The assertion $x = 0$ need not hold when S_2 starts execution

Solution: weaken the assertions to account for the other process:

$$S_1 \quad \{ x = 0 \vee x = 2 \} \langle x := x + 1 \rangle \{ x = 1 \vee x = 3 \}$$

$$S_2 \quad \{ x = 0 \vee x = 1 \} \langle x := x + 2 \rangle \{ x = 2 \vee x = 3 \}$$

$$S_1 \quad \{ x = 0 \} \langle x := x + 1 \rangle \{ x = 1 \}$$

$$S_2 \quad \{ x = 0 \} \langle x := x + 2 \rangle \{ x = 2 \}$$

- execution of S_2 interferes with pre- and postconditions of S_1
 - The assertion $x = 0$ need not hold when S_1 starts execution
- execution of S_1 interferes with pre- and postconditions of S_2
 - The assertion $x = 0$ need not hold when S_2 starts execution

Solution: *weaken* the assertions to account for the other process:

$$S_1 \quad \{ x = 0 \vee x = 2 \} \langle x := x + 1 \rangle \{ x = 1 \vee x = 3 \}$$

$$S_2 \quad \{ x = 0 \vee x = 1 \} \langle x := x + 2 \rangle \{ x = 2 \vee x = 3 \}$$

Now we can try to apply the rule:

$$\frac{\begin{array}{l} \{ x = 0 \vee x = 2 \} \langle x := x + 1 \rangle \{ x = 1 \vee x = 3 \} \\ \{ x = 0 \vee x = 1 \} \langle x := x + 2 \rangle \{ x = 2 \vee x = 3 \} \end{array}}{\{ PRE \} \text{co} \langle x := x + 1 \rangle \parallel \langle x := x + 2 \rangle \text{oc} \{ POST \}}$$

where:

$$PRE : (x = 0 \vee x = 2) \wedge (x = 0 \vee x = 1)$$

$$POST : (x = 1 \vee x = 3) \wedge (x = 2 \vee x = 3)$$

Now we can try to apply the rule:

$$\frac{\begin{array}{l} \{ x = 0 \vee x = 2 \} \langle x := x + 1 \rangle \{ x = 1 \vee x = 3 \} \\ \{ x = 0 \vee x = 1 \} \langle x := x + 2 \rangle \{ x = 2 \vee x = 3 \} \end{array}}{\{ PRE \} \text{ co } \langle x := x + 1 \rangle \parallel \langle x := x + 2 \rangle \text{ oc } \{ POST \}}$$

where:

$$PRE : (x = 0 \vee x = 2) \wedge (x = 0 \vee x = 1)$$

$$POST : (x = 1 \vee x = 3) \wedge (x = 2 \vee x = 3)$$

which gives:

$$\{ x = 0 \} \text{ co } \parallel x = x + 1 \parallel \langle x := x + 2 \rangle \text{ oc } \{ x = 3 \}$$

Assume $\{ P_i \} S_i \{ Q_i \}$ for all S_1, \dots, S_n

$$\frac{\{ P_i \} S_i \{ Q_i \} \text{ are interference free}}{\{ P_1 \wedge \dots \wedge P_n \} \text{ co } S_1 \parallel \dots \parallel S_n \text{ oc } \{ Q_1 \wedge \dots \wedge Q_n \}} \text{Cooc}$$

Interference freedom

A process **interferes** with (the specification of) another process, if its execution changes the values of the assertions^a of the other process.

^aOnly “critical assertions” considered

- assertions inside awaits: not endangered
- **critical assertions** or **critical conditions**: assertions outside await statement bodies.²⁸

²⁸More generally one could say: outside mutex protected sections

Interference freedom

- S : statement some process, with pre-condition $pre(S)$
- C : critical assertion in **another** process
- S **does not interfere** with C , if

$$\{ C \wedge pre(S) \} S \{ C \}$$

is derivable in PL (= theorem).

“ C is *invariant* under the execution of the other process”

$$\frac{\{ P_1 \} S_1 \{ Q_1 \} \quad \{ P_2 \} S_2 \{ Q_2 \}}{\{ P_1 \wedge P_2 \} \text{co } S_1 \parallel S_2 \text{oc } \{ Q_1 \wedge Q_2 \}}$$

Four interference freedom requirements:

$$\begin{array}{ll} \{ P_2 \wedge P_1 \} S_1 \{ P_2 \} & \{ P_1 \wedge P_2 \} S_2 \{ P_1 \} \\ \{ Q_2 \wedge P_1 \} S_1 \{ Q_2 \} & \{ Q_1 \wedge P_2 \} S_2 \{ Q_1 \} \end{array}$$

"Avoiding" interference: Weakening assertions

$$S_1 : \{ x = 0 \} \langle x := x + 1; \rangle \{ x = 1 \}$$

$$S_2 : \{ x = 0 \} \langle x := x + 2; \rangle \{ x = 2 \}$$

Here we have interference, for instance the precondition of S_1 is not maintained by execution of S_2 :

$$\{ (x = 0) \wedge (x = 0) \} x := x + 2 \{ x = 0 \}$$

is not true

However, after **weakening**:

$$S_1 : \{ x = 0 \vee x = 2 \} \langle x := x + 1 \rangle \{ x = 1 \vee x = 3 \}$$

$$S_2 : \{ x = 0 \vee x = 1 \} \langle x := x + 2 \rangle \{ x = 2 \vee x = 3 \}$$

$$\{ (x = 0 \vee x = 2) \wedge (x = 0 \vee x = 1) \} x := x + 2 \{ x = 0 \vee x = 2 \}$$

(Correspondingly for the other three critical conditions)

Avoiding interference: Disjoint variables

- V set: global variables referred (i.e. read or written) to by a process
- W set: global variables written to by a process
- *Reference set*: global variables in critical assertions/conditions of one process

S_1 and S_2 : in 2 different processes. **No interference**, if:

- W set of S_1 is disjoint from reference set of S_2
- W set of S_2 is disjoint from reference set of S_1

Alas: variables in a critical condition of one process will often be among the written variables of another

global invariants

- Some conditions. that only refer to global (shared) variables
- Holds initially
- Preserved by all assignments

We avoid interference if critical conditions are on the form $\{I \wedge L\}$ where:

- I is a global invariant
- L only refers to local variables of the considered process

Avoiding interference: Synchronization

- Hide critical conditions
- MUTEX to critical sections

$$\text{co } \dots; S; \dots \parallel \dots; S_1; \{ C \} S_2; \dots \text{ oc}$$

S might interfere with C

Hide the critical condition by a critical region:

$$\text{co } \dots; S; \dots \parallel \dots; \langle S_1; \{ C \} S_2 \rangle; \dots \text{ oc}$$

Example: Producer/ consumer synchronization

Let process Producer deliver data to a Consumer process

$PC : c \leq p \leq c + 1 \wedge (p = c + 1) \Rightarrow (buf = a[p - 1])$

Let PC be a *global invariant* of the program:

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5      int a[N];...
6      while (p < N) {
7          < await (p = c) ; >
8          buf := a[p];
9          p := p+1;
10     }
11 }
```

```

5      process Consumer {
6          int b[N];...
7          while (c < N) {
8              < await (p > c) ; >
9              b[c] := buf;
10             c := c+1;
11         }
12     }
```

Example: Producer/ consumer synchronization

Let process Producer deliver data to a Consumer process

$$PC : c \leq p \leq c + 1 \wedge (p = c + 1) \Rightarrow (buf = a[p - 1])$$

Let PC be a *global invariant* of the program:

```
1
2           int buf, p := 0; c := 0;
3
4  process Producer {
5      int a[N];...
6      while (p < N) {
7          < await (p = c) ; >
8          buf := a[p];
9          p := p+1;
10     }
11 }
```

```

5  process Consumer {
6      int b[N];...
7      while (c < N) {
8          < await (p > c) ; >
9          b[c] := buf;
10         c := c+1;
11     }
12 }
```


Example: Producer

Loop invariant of Producer:

$$I_p : PC \wedge p \leq n$$

```
process Producer dir0o
  int a[n];
  {  $I_p \text{ dir}$  } // entering loop
  while (p < n) dir0o {  $I_p \wedge p < n$  }
    < await (p == c); > {  $I_p \wedge p < n \wedge p = c$  }
                        {  $I_p p \leftarrow p+1 \text{ buf} \leftarrow a[p]$  }
                        {  $I_p p \leftarrow p+1$  }
                        dir0o | p dir // exit loop
    buf = a[p];
    p = p + 1;
  dir  $\text{dir0o} | p \wedge \neg(p < n) \text{ dir}$ 
       $\Leftrightarrow \text{dir0o} | PC \wedge p = n \text{ dir}$ 
dir
```

Example: Producer

Loop invariant of Producer:

$$I_P : PC \wedge p \leq n$$

```
process Producer dir0o
  int a[n];
  {  $I_P \text{ dir}$  }
  while (p < n) dir0o
    < await (p == c); >
    buf = a[p];
    p = p + 1;
  dir  $\text{dir0o} I_P \wedge \neg(p < n) \text{dir}$  // entering loop
     $\Leftrightarrow \text{dir0o} PC \wedge p = n \text{dir}$  // exit loop
  dir
```

Example: Producer

Loop invariant of Producer:

$$I_p : PC \wedge p \leq n$$

```
process Producer dir0o
  int a[n];
  {  $I_p \text{ dir}$  }
  while (p < n) dir0o
    < await (p == c); >
    buf = a[p];
    p = p + 1;
  dir  $\text{dir0o} I_p \wedge \neg(p < n) \text{dir}$ 
     $\Leftrightarrow \text{dir0o} PC \wedge p = n \text{dir}$ 
  dir
  // entering loop
  {  $I_p \wedge p < n$  }
  {  $I_p \wedge p < n \wedge p = c$  }
  {  $I_p p \leftarrow p+1 \text{ buf} \leftarrow a[p]$  }
  {  $I_p p \leftarrow p+1$  }
  dir0o  $I_p \text{ dir}$ 
  // exit loop
```

Example: Producer

Loop invariant of Producer:

$$I_p : PC \wedge p \leq n$$

```
process Producer dir0o
  int a[n];
  {  $I_p \text{ dir}$  }
  while (p < n) dir0o
    < await (p == c); >
    buf = a[p];
    p = p + 1;
  dir  $\text{dir0o} I_p \wedge \neg(p < n) \text{dir}$ 
     $\Leftrightarrow \text{dir0o} PC \wedge p = n \text{dir}$ 
  dir
  // entering loop
  {  $I_p \wedge p < n$  }
  {  $I_p \wedge p < n \wedge p = c$  }
  {  $I_p p \leftarrow p+1 \text{ buf} \leftarrow a[p]$  }
  {  $I_p p \leftarrow p+1$  }
  dir0o I_p dir
  // exit loop
```

Example: Producer

Loop invariant of Producer:

$$I_p : PC \wedge p \leq n$$

```
process Producer dir0o
  int a[n];
  {  $I_p \text{ dir}$  } // entering loop
  while (p < n) dir0o {  $I_p \wedge p < n$  }
    < await (p == c); > {  $I_p \wedge p < n \wedge p = c$  }
                        {  $I_p p \leftarrow p+1 \text{ buf} \leftarrow a[p]$  }
                        {  $I_p p \leftarrow p+1$  }
                        dir0o |  $p \text{ dir}$ 
                        // exit loop
    buf = a[p];
    p = p + 1;
  dir  $\text{dir0o} | p \wedge \neg(p < n) \text{ dir}$ 
       $\Leftrightarrow \text{dir0o} PC \wedge p = n \text{ dir}$ 
dir
```

Example: Producer

Loop invariant of Producer:

$$I_P : PC \wedge p \leq n$$

```
process Producer dir0o
  int a[n];
  {  $I_P \text{ dir}$  } // entering loop
  while (p < n) dir0o {  $I_P \wedge p < n$  }
    < await (p == c); > {  $I_P \wedge p < n \wedge p = c$  }
                        {  $I_P p \leftarrow p+1 \text{ buf} \leftarrow a[p]$  }
                        {  $I_P p \leftarrow p+1$  }
                        dir0o |  $p \text{ dir}$ 
    buf = a[p];
    p = p + 1;
  dir {  $\text{dir0o} | I_P \wedge \neg(p < n) \text{ dir}$  } // exit loop
       $\Leftrightarrow \text{dir0o} PC \wedge p = n \text{ dir}$ 
dir
```

Proof obligation:

$$\{ I_P \wedge p < n \wedge p = c \} \Rightarrow \{ I_P \} p \leftarrow p+1 \text{ buf} \leftarrow a[p]$$

Example: Consumer

Loop invariant of Consumer:

$$I_C : PC \wedge c \leq n \wedge b[0 : c - 1] = a[0 : c - 1]$$

```
process Consumer dir0o
  int b[n];
  dir0oI_Cdir // entering loop
  while (c < n) dir0o dir0oI_C \wedge c < ndir
    < await (p > c) ; > dir0oI_C \wedge c < n \wedge p > cdir
    dir0oI_Cdir c \leftarrow c + 1, b[c] \leftarrow buf
    b[c] = buf; dir0oI_Cdir c \leftarrow c + 1
    c = c + 1; dir0oI_Cdir
  dir dir0oI_C \wedge \neg(c < n)dir // exit loop
     $\Leftrightarrow$  dir0oPC \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1]dir
dir
```

Example: Consumer

Loop invariant of Consumer:

$$I_C : PC \wedge c \leq n \wedge b[0 : c - 1] = a[0 : c - 1]$$

```
process Consumer dir0o
  int b[n];
  dir0oI_Cdir // entering loop
  while (c < n) dir0o dir0oI_C \wedge c < ndir
    < await (p > c) ; > dir0oI_C \wedge c < n \wedge p > cdir
    dir0oI_Cdir c \leftarrow c+1, b[c] \leftarrow buf
    dir0oI_Cdir c \leftarrow c+1
    b[c] = buf; dir0oI_Cdir
    c = c + 1; dir0oI_Cdir
  dir dir0oI_C \wedge \neg(c < n)dir // exit loop
     $\Leftrightarrow$  dir0oPC \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1]dir
dir
```


Example: Consumer

Loop invariant of Consumer:

$$I_C : PC \wedge c \leq n \wedge b[0 : c - 1] = a[0 : c - 1]$$

```
process Consumer dir0o
  int b[n];
  dir0oI_Cdir // entering loop
  while (c < n) dir0o dir0oI_C \wedge c < n dir
    < await (p > c) ; > dir0oI_C \wedge c < n \wedge p > c dir
    dir0oI_C dir_{c \leftarrow c+1, b[c] \leftarrow buf}
    b[c] = buf; dir0oI_C dir_{c \leftarrow c+1}
    c = c + 1; dir0oI_C dir
  dir dir0oI_C \wedge \neg(c < n) dir // exit loop
     $\Leftrightarrow$  dir0oPC \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1] dir
  dir
```

Example: Consumer

Loop invariant of Consumer:

$$I_C : PC \wedge c \leq n \wedge b[0 : c - 1] = a[0 : c - 1]$$

```
process Consumer dir0o
  int b[n];
  dir0oI_Cdir // entering loop
  while (c < n) dir0o dir0oI_C \wedge c < ndir
    < await (p > c) ; > dir0oI_C \wedge c < n \wedge p > cdir
    dir0oI_Cdir c \leftarrow c+1, b[c] \leftarrow buf
    b[c] = buf; dir0oI_Cdir c \leftarrow c+1
    c = c + 1; dir0oI_Cdir
  dir dir0oI_C \wedge \neg(c < n)dir // exit loop
     $\Leftrightarrow$  dir0oPC \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1]dir
  dir
```

Example: Consumer

Loop invariant of Consumer:

$$I_C : PC \wedge c \leq n \wedge b[0 : c - 1] = a[0 : c - 1]$$

```
process Consumer dir0o
  int b[n];
  dir0oI_Cdir // entering loop
  while (c < n) dir0o dir0oI_C \wedge c < ndir
    < await (p > c) ; > dir0oI_C \wedge c < n \wedge p > cdir
    dir0oI_Cdir  $c \leftarrow c + 1, b[c] \leftarrow buf$ 
    b[c] = buf; dir0oI_Cdir  $c \leftarrow c + 1$ 
    c = c + 1; dir0oI_Cdir
  dir dir0oI_C \wedge \neg(c < n)dir // exit loop
   $\Leftrightarrow$  dir0oPC \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1]dir
dir
```

Example: Consumer

Loop invariant of Consumer:

$$I_C : PC \wedge c \leq n \wedge b[0 : c - 1] = a[0 : c - 1]$$

```
process Consumer dir0o
  int b[n];
  dir0oI_Cdir // entering loop
  while (c < n) dir0o dir0oI_C \wedge c < ndir
    < await (p > c) ; > dir0oI_C \wedge c < n \wedge p > cdir
    dir0oI_Cdir c \leftarrow c+1, b[c] \leftarrow buf
    b[c] = buf; dir0oI_Cdir c \leftarrow c+1
    c = c + 1; dir0oI_Cdir
  dir dir0oI_C \wedge \neg(c < n)dir // exit loop
  \Leftrightarrow dir0oPC \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1]dir
dir
```

Proof Obligation:

$$dir0oI_C \wedge c < n \wedge p > cdir \Rightarrow dir0oI_Cdir_{c \leftarrow c+1, b[c] \leftarrow buf}$$

Example: Producer/Consumer

The final state of the program satisfies:

$$PC \wedge p = n \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1]$$

which ensures that all elements in a are received and occur in the same order in b

Interference freedom is ensured by the global invariant and `await`-statements

If we combine the two assertions after the `await` statements, we get:

$$I_P \wedge p < n \wedge p = c \wedge I_C \wedge c < n \wedge p > c$$

which gives *false!*

At any time, only one process can be after the await statement!

Example: Producer/Consumer

The final state of the program satisfies:

$$PC \wedge p = n \wedge c = n \wedge b[0 : c - 1] = a[0 : c - 1]$$

which ensures that all elements in a are received and occur in the same order in b

Interference freedom is ensured by the global invariant and `await`-statements

If we combine the two assertions after the `await` statements, we get:

$$I_P \wedge p < n \wedge p = c \wedge I_C \wedge c < n \wedge p > c$$

which gives *false*!

At any time, only one process can be after the await statement!

Monitor invariant

```
monitor name dir0o
  monitor variables      # shared global variable
  initialization         # for the monitor's procedures
  procedures
dir
```

- A monitor invariant (*I*): used to describe the monitor's inner state
- Express relationship between monitor variables
- Maintained by execution of procedures:
 - Must hold after initialization
 - Must hold when a procedure terminates
 -
 -
- Should be as *strong* as possible!

Monitor invariant

```
monitor name dir0o
  monitor variables      # shared global variable
  initialization        # for the monitor's procedures
  procedures
dir
```

- A monitor invariant (*I*): used to describe the monitor's inner state
- Express relationship between monitor variables
- Maintained by execution of procedures:
 - Must hold after initialization
 - Must hold when a procedure terminates
 - Must hold when we **suspend** execution due to a call to wait
 - Can **assume** that the invariant holds *after* wait and when a procedure starts
- Should be as *strong* as possible!

Axioms for signal and continue (1)

Assume that the monitor invariant I and predicate P *do not* mention cv . Then we can set up the following axioms:

$$\begin{array}{ll} \{ I \} \text{wait}(cv) \{ I \} & \\ \{ P \} \text{signal}(cv) \{ P \} & \text{for arbitrary } P \\ \{ P \} \text{signal_all}(cv) \{ P \} & \text{for arbitrary } P \end{array}$$

Monitor solution to reader/writer problem

Verification of the invariant over request_read

$$I : (nr = 0 \vee nw = 0) \wedge nw \leq 1$$

```
procedure request_read() {  
    { I }  
    while (nw > 0) {      { I ∧ nw > 0 }  
        { I } wait(oktoread); { I }  
    }    { I ∧ nw = 0 }  
    { I_{nr ← nr + 1} }  
    nr = nr + 1;  
    { I }  
}
```

$$(I \wedge nw > 0) \Rightarrow I$$

$$(I \wedge nw = 0) \Rightarrow I_{nr \leftarrow nr + 1}$$

Monitor solution to reader/writer problem

Verification of the invariant over request_read

$$I : (nr = 0 \vee nw = 0) \wedge nw \leq 1$$

```
procedure request_read() {  
    { I }  
    while (nw > 0) {      { I ∧ nw > 0 }  
        { I } wait(oktoread); { I }  
    }    { I ∧ nw = 0 }  
    { Inr←nr+1 }  
    nr = nr + 1;  
    { I }  
}
```

$$(I \wedge nw > 0) \Rightarrow I$$

$$(I \wedge nw = 0) \Rightarrow I_{nr \leftarrow nr+1}$$

Monitor solution to reader/writer problem

Verification of the invariant over request_read

$$I : (nr = 0 \vee nw = 0) \wedge nw \leq 1$$

```
procedure request_read() {  
    { I }  
    while (nw > 0) {      { I ∧ nw > 0 }  
        { I } wait(oktoread); { I }  
    }    { I ∧ nw = 0 }  
        { Inr←nr+1 }  
    nr = nr + 1;  
    { I }  
}
```

$$(I \wedge nw > 0) \Rightarrow I$$

$$(I \wedge nw = 0) \Rightarrow I_{nr \leftarrow nr+1}$$

Monitor solution to reader/writer problem

Verification of the invariant over request_read

$$I : (nr = 0 \vee nw = 0) \wedge nw \leq 1$$

```
procedure request_read() {  
    { I }  
    while (nw > 0) {      { I ∧ nw > 0 }  
        { I } wait(oktoread); { I }  
    }    { I ∧ nw = 0 }  
        { Inr←nr+1 }  
    nr = nr + 1;  
    { I }  
}
```

$$(I \wedge nw > 0) \Rightarrow I$$

$$(I \wedge nw = 0) \Rightarrow I_{nr \leftarrow nr+1}$$

Monitor solution to reader/writer problem

Verification of the invariant over request_read

$$I : (nr = 0 \vee nw = 0) \wedge nw \leq 1$$

```
procedure request_read() {  
    { I }  
    while (nw > 0) {      { I ∧ nw > 0 }  
        { I } wait(oktoread); { I }  
    }    { I ∧ nw = 0 }  
    { Inr←nr+1 }  
    nr = nr + 1;  
    { I }  
}
```

$$(I \wedge nw > 0) \Rightarrow I$$

$$(I \wedge nw = 0) \Rightarrow I_{nr \leftarrow nr+1}$$

Axioms for Signal and Continue (2)

Assume that the invariant can mention the number of processes in the queue to a condition variable.

- Let $\#cv$ be the number of proc's waiting in the queue to cv .
- The test $\text{empty}(cv)$ thus corresponds to $\#cv = 0$

$\text{wait}(cv)$ is *modelled* as an extension of the queue followed by processor release:

$$\text{wait}(cv) : \{?\} \#cv = \#cv + 1; \{/\} \text{"sleep"} \{/\}$$

by assignment axiom:

$$\text{wait}(cv) : \{/\#cv \leftarrow \#cv + 1; \#cv := \#cv + 1; \{/\} \text{"sleep"} \{/\}$$

Axioms for Signal and Continue (2)

Assume that the invariant can mention the number of processes in the queue to a condition variable.

- Let $\#cv$ be the number of proc's waiting in the queue to cv .
- The test $\text{empty}(cv)$ thus corresponds to $\#cv = 0$

$\text{wait}(cv)$ is *modelled* as an extension of the queue followed by processor release:

$$\text{wait}(cv) : \{?\} \#cv = \#cv + 1; \{/\} \text{"sleep"} \{/\}$$

by assignment axiom:

$$\text{wait}(cv) : \{/\#cv \leftarrow \#cv + 1; \#cv := \#cv + 1; \{/\} \text{"sleep"} \{/\}$$

Axioms for Signal and Continue (2)

Assume that the invariant can mention the number of processes in the queue to a condition variable.

- Let $\#cv$ be the number of proc's waiting in the queue to cv .
- The test $\text{empty}(cv)$ thus corresponds to $\#cv = 0$

$\text{wait}(cv)$ is *modelled* as an extension of the queue followed by processor release:

$$\text{wait}(cv) : \{?\} \#cv = \#cv + 1; \{I\} \text{ "sleep" } \{I\}$$

by assignment axiom:

$$\text{wait}(cv) : \{I \#cv \leftarrow \#cv + 1; \#cv := \#cv + 1; \{I\} \text{ "sleep" } \{I\}$$

Axioms for Signal and Continue (2)

Assume that the invariant can mention the number of processes in the queue to a condition variable.

- Let $\#cv$ be the number of proc's waiting in the queue to cv .
- The test $\text{empty}(cv)$ thus corresponds to $\#cv = 0$

$\text{wait}(cv)$ is *modelled* as an extension of the queue followed by processor release:

$$\text{wait}(cv) : \{?\} \#cv = \#cv + 1; \{I\} \text{ "sleep" } \{I\}$$

by assignment axiom:

$$\text{wait}(cv) : \{I \#cv \leftarrow \#cv + 1; \#cv := \#cv + 1; \{I\} \text{ "sleep" } \{I\}$$

Axioms for Signal and Continue (2)

Assume that the invariant can mention the number of processes in the queue to a condition variable.

- Let $\#cv$ be the number of proc's waiting in the queue to cv .
- The test $\text{empty}(cv)$ thus corresponds to $\#cv = 0$

$\text{wait}(cv)$ is *modelled* as an extension of the queue followed by processor release:

$$\text{wait}(cv) : \{?\} \#cv = \#cv + 1; \{I\} \text{ "sleep" } \{I\}$$

by **assignment** axiom:

$$\text{wait}(cv) : \{I \#cv \leftarrow \#cv + 1; \#cv := \#cv + 1; \{I\} \text{ "sleep" } \{I\}$$

Axioms for Signal and Continue (3)

$signal(cv)$ can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv) : \{ ? \} \text{ if } (\#cv \neq 0) \#cv := \#cv - 1 \{ P \}$$
$$signal(cv) : \{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow \#cv - 1}) \\ \text{if } (\#cv \neq 0) \#cv := \#cv - 1 \\ \{ P \} \}$$

- $signal_all(cv) : \{ P_{\#cv = 0} \} \#cv := 0 \{ P \}$

Axioms for Signal and Continue (3)

$signal(cv)$ can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv) : \{ ? \} \text{ if } (\#cv \neq 0) \#cv := \#cv - 1 \{ P \}$$
$$signal(cv) : \{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow \#cv - 1}) \}$$
$$\text{if } (\#cv \neq 0) \#cv := \#cv - 1$$
$$\{ P \}$$

- $signal_all(cv) : \{ P_{\#cv=0} \} \#cv := 0 \{ P \}$

Axioms for Signal and Continue (3)

$signal(cv)$ can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv) : \{ ? \} \text{ if } (\#cv \neq 0) \#cv := \#cv - 1 \{ P \}$$
$$signal(cv) : \{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow \#cv - 1}) \\ \text{if } (\#cv \neq 0) \#cv := \#cv - 1 \\ \{ P \} \}$$

- $signal_all(cv) : \{ P_{\#cv = 0} \} \#cv := 0 \{ P \}$

Axioms for Signal and Continue (3)

$signal(cv)$ can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv) : \{ ? \} \text{ if } (\#cv \neq 0) \#cv := \#cv - 1 \{ P \}$$
$$signal(cv) : \{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow \#cv - 1}) \}$$
$$\text{if } (\#cv \neq 0) \#cv := \#cv - 1$$
$$\{ P \}$$

- $signal_all(cv) : \{ P_{\#cv=0} \} \#cv := 0 \{ P \}$

Axioms for Signal and Continue (3)

$signal(cv)$ can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv) : \{ ? \} \text{ if } (\#cv \neq 0) \#cv := \#cv - 1 \{ P \}$$
$$signal(cv) : \{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow \#cv - 1}) \\ \text{if } (\#cv \neq 0) \#cv := \#cv - 1 \\ \{ P \}$$

- $signal_all(cv) : \{ P_{\#cv \leftarrow 0} \} \#cv := 0 \{ P \}$

Axioms for Signal and Continue (3)

$signal(cv)$ can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv) : \{ ? \} \text{ if } (\#cv \neq 0) \#cv := \#cv - 1 \{ P \}$$
$$signal(cv) : \{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow \#cv - 1}) \\ \text{if } (\#cv \neq 0) \#cv := \#cv - 1 \\ \{ P \} \}$$

- $signal_all(cv) : \{ P_{\#cv \leftarrow 0} \} \#cv := 0 \{ P \}$

Axioms for Signal and Continue (3)

$signal(cv)$ can be modelled as a reduction of the queue, if the queue is not empty:

$$signal(cv) : \{ ? \} \text{ if } (\#cv \neq 0) \#cv := \#cv - 1 \{ P \}$$

$$signal(cv) : \{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow \#cv - 1}) \\ \text{if } (\#cv \neq 0) \#cv := \#cv - 1 \\ \{ P \} \}$$

- $signal_all(cv) : \{ P_{\#cv \leftarrow 0} \} \#cv := 0 \{ P \}$

Axioms for Signal and Continue (4)

Together this gives:

Axioms for monitor communication

$$\{ I_{\#cv \leftarrow (\#cv+1)} \} \text{wait}(cv) \{ I \} \quad \text{wait}$$
$$\{ ((\#cv = 0) \Rightarrow P) \wedge ((\#cv \neq 0) \Rightarrow P_{\#cv \leftarrow (\#cv-1)}) \} \text{signal}(cv) \{ P \} \quad \text{Sig}$$
$$\{ P_{\#cv \leftarrow 0} \} \text{signal_all}(cv) \{ P \} \quad \text{SignalAll}$$

If we know that $\#cv \neq 0$ whenever we signal, then the axiom for $\text{signal}(cv)$ be simplified to:

$$\{ P_{\#cv \leftarrow (\#cv-1)} \} \text{signal}(cv) \{ P \}$$

Note! $\#cv$ is not allowed in statements!, Only used for reasoning

Example: FIFO semaphore verification (1)

```
1  monitor Semaphore_fifo { # monitor invariant: s ≥ 0
2    int s := 0;           # value of the semaphore
3    cond pos;            # wait condition
4
5    procedure Psem() {
6      if (s=0)
7        wait (pos);
8      else
9        s := s - 1
10   }
11
12
13   procedure Vsem() {
14     if empty(pos)
15       s := s + 1
16     else
17       signal(pos);
18   }
19 }
```

Consider the following monitor invariant:

$$s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

No process is waiting if the semaphore value is positive

Example: FIFO semaphore verification (1)

```
1  monitor Semaphore_fifo { # monitor invariant: s ≥ 0
2    int s := 0;           # value of the semaphore
3    cond pos;             # wait condition
4
5    procedure Psem() {
6      if (s=0)
7        wait (pos);
8      else
9        s := s - 1
10   }
11
12
13   procedure Vsem() {
14     if empty(pos)
15       s := s + 1
16     else
17       signal(pos);
18   }
19 }
```

Consider the following monitor invariant:

$$s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

No process is waiting if the semaphore value is positive

Example: FIFO semaphore verification: Psem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Psem() {  
  {I}  
  if (s=0) {I ∧ s = 0}  
    {I #pos ← (#pos+1)} wait(pos); {I}  
  else {I ∧ s ≠ 0}  
    {I s ← (s-1)} s := s-1; {I}  
  {I}  
}
```

Example: FIFO semaphore verification: Psem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Psem() {  
  {I}  
  if (s=0) {I ∧ s = 0}  
    {I #pos ← (#pos+1)} wait(pos); {I}  
  else {I ∧ s ≠ 0}  
    {I s ← (s-1)} s := s-1; {I}  
  {I}  
}
```

Example: FIFO semaphore verification: Psem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Psem() {  
  {I}  
  if (s=0) {I ∧ s = 0}  
    {I #pos ← (#pos+1)} wait(pos); {I}  
  else {I ∧ s ≠ 0}  
    {I s ← (s-1)} s := s-1; {I}  
  {I}  
}
```


Example: FIFO semaphore verification: Psem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Psem() {  
  {I}  
  if (s=0) {I ∧ s = 0}  
    {I #pos ← (#pos+1)} wait(pos); {I}  
  else {I ∧ s ≠ 0}  
    {I s ← (s-1)} s := s-1; {I}  
  {I}  
}
```

Example: FIFO semaphore verification: Psem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Psem() {  
  {I}  
  if (s=0) {I ∧ s = 0}  
    {I #pos ← (#pos+1)} wait(pos); {I}  
  else {I ∧ s ≠ 0}  
    {I s ← (s-1)} s := s-1; {I}  
  {I}  
}
```

Example: FIFO semaphore verification: Psem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Psem() {  
  {I}  
  if (s=0) {I ∧ s = 0}  
    {I#pos ← (#pos+1)} wait(pos); {I}  
  else {I ∧ s ≠ 0}  
    {I_s ← (s-1)} s := s-1; {I}  
  {I}  
}
```

Example: FIFO semaphore verification: Psem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Psem() {  
  {I}  
  if (s=0) {I ∧ s = 0}  
    {I#pos ← (#pos+1)} wait(pos); {I}  
  else {I ∧ s ≠ 0}  
    {I_s ← (s-1)} s := s-1; {I}  
  {I}  
}
```

Example: FIFO semaphore verification (3)

$$I : s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

This gives two proof obligations:

If-branch:

$$\begin{aligned}(I \wedge s = 0) &\Rightarrow I_{\#pos \leftarrow (\#pos + 1)} \\ s = 0 &\Rightarrow s \geq 0 \wedge (s > 0 \Rightarrow \#pos + 1 = 0) \\ s = 0 &\Rightarrow s \geq 0\end{aligned}$$

Else branch:

$$\begin{aligned}(I \wedge s \neq 0) &\Rightarrow I_{s \leftarrow (s - 1)} \\ (s > 0 \wedge \#pos = 0) &\Rightarrow s - 1 \geq 0 \wedge (s - 1 > 0 \Rightarrow \#pos = 0) \\ (s > 0 \wedge \#pos = 0) &\Rightarrow s > 0 \wedge \#pos = 0\end{aligned}$$

Example: FIFO semaphore verification (3)

$$I : s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

This gives two proof obligations:

If-branch:

$$\begin{aligned}(I \wedge s = 0) &\Rightarrow I_{\#pos \leftarrow (\#pos + 1)} \\ s = 0 &\Rightarrow s \geq 0 \wedge (s > 0 \Rightarrow \#pos + 1 = 0) \\ s = 0 &\Rightarrow s \geq 0\end{aligned}$$

Else branch:

$$\begin{aligned}(I \wedge s \neq 0) &\Rightarrow I_{s \leftarrow (s - 1)} \\ (s > 0 \wedge \#pos = 0) &\Rightarrow s - 1 \geq 0 \wedge (s - 1 \geq 0 \Rightarrow \#pos = 0) \\ (s > 0 \wedge \#pos = 0) &\Rightarrow s > 0 \wedge \#pos = 0\end{aligned}$$

Example: FIFO semaphore verification: Vsem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Vsem() dir0o
{I}
  if empty(pos) {I ∧ #pos = 0}
    {I_s ← (s+1)} s:=s+1; {I}
  else {I ∧ #pos ≠ 0}
    {I_#pos ← (#pos-1)} signal(pos); {I}
{I}
dir
```

Example: FIFO semaphore verification: Vsem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Vsem() dir0o
{I}
  if empty(pos) {I ∧ #pos = 0}
    {I_s ← (s+1)} s:=s+1; {I}
  else {I ∧ #pos ≠ 0}
    {I_#pos ← (#pos-1)} signal(pos); {I}
{I}
dir
```


Example: FIFO semaphore verification: Vsem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Vsem() dir0o
{I}
  if empty(pos) {I ∧ #pos = 0}
    {I s ← (s+1)} s:=s+1; {I}
  else {I ∧ #pos ≠ 0}
    {I #pos ← (#pos-1)} signal(pos); {I}
{I}
dir
```

Example: FIFO semaphore verification: Vsem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Vsem() dir0o
{I}
  if empty(pos) {I ∧ #pos = 0}
    {I_s ← (s+1)} s:=s+1; {I}
  else {I ∧ #pos ≠ 0}
    {I_#pos ← (#pos-1)} signal(pos); {I}
{I}
dir
```

Example: FIFO semaphore verification: Vsem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Vsem() dir0o
{I}
  if empty(pos) {I ∧ #pos = 0}
    {I_s ← (s+1)} s:=s+1; {I}
  else {I ∧ #pos ≠ 0}
    {I_#pos ← (#pos-1)} signal(pos); {I}
{I}
dir
```

Example: FIFO semaphore verification: Vsem

$$I: s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

```
procedure Vsem() dir0o
{I}
  if empty(pos) {I ∧ #pos = 0}
    {Is ← (s+1)} s:=s+1; {I}
  else {I ∧ #pos ≠ 0}
    {I#pos ← (#pos-1)} signal(pos); {I}
{I}
dir
```

Example: FIFO semaphore verification (5)

$$I : s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

As above, this gives two proof obligations:

If-branch:

$$\begin{aligned}(I \wedge \#pos = 0) &\Rightarrow I_{s \leftarrow (s+1)} \\(s \geq 0 \wedge \#pos = 0) &\Rightarrow s + 1 \geq 0 \wedge (s + 1 > 0 \Rightarrow \#pos = 0) \\(s \geq 0 \wedge \#pos = 0) &\Rightarrow s + 1 \geq 0 \wedge \#pos = 0\end{aligned}$$

Else branch:

$$\begin{aligned}(I \wedge \#pos \neq 0) &\Rightarrow I_{\#pos \leftarrow (\#pos - 1)} \\(s = 0 \wedge \#pos \neq 0) &\Rightarrow s \geq 0 \wedge (s > 0 \Rightarrow \#pos - 1 = 0) \\s = 0 &\Rightarrow s \geq 0\end{aligned}$$

Example: FIFO semaphore verification (5)

$$I : s \geq 0 \wedge (s > 0 \Rightarrow \#pos = 0)$$

As above, this gives two proof obligations:

If-branch:

$$\begin{aligned}(I \wedge \#pos = 0) &\Rightarrow I_{s \leftarrow (s+1)} \\(s \geq 0 \wedge \#pos = 0) &\Rightarrow s + 1 \geq 0 \wedge (s + 1 > 0 \Rightarrow \#pos = 0) \\(s \geq 0 \wedge \#pos = 0) &\Rightarrow s + 1 \geq 0 \wedge \#pos = 0\end{aligned}$$

Else branch:

$$\begin{aligned}(I \wedge \#pos \neq 0) &\Rightarrow I_{\#pos \leftarrow (\#pos - 1)} \\(s = 0 \wedge \#pos \neq 0) &\Rightarrow s \geq 0 \wedge (s > 0 \Rightarrow \#pos - 1 = 0) \\s = 0 &\Rightarrow s \geq 0\end{aligned}$$

Java concurrency

INF4140 - Models of concurrency

Java concurrency, lecture 7

Høsten 2014

10. 10. 2014



1. Monitors: review
2. Threads in Java:
 - Thread classes and Runnable interfaces
 - Interference and Java threads
 - Synchronized blocks and methods: (atomic regions and monitors)
3. Example: The ornamental garden
4. Thread communication & condition synchronization (wait and signal/notify)
5. Example: Mutual exclusion
6. Example: Readers/writers

Short recap of monitors


- monitor **encapsulates** data, which can only be **observed** and **modified** by the monitor's procedures
 - Contains variables that describe the *state*
 - variables can be accessed/changed only through the available *procedures*
- Implicit mutex: Only a procedure may be active at a time.
 - 2 procedures in the same monitor: never executed concurrently
- **Condition synchronization**: **block** a process **until** a particular **condition holds**, achieved through *condition variables*.

Signaling disciplines

- **Signal and wait (SW)**: the signaller waits, and the signalled process gets to execute immediately
- **Signal and continue (SC)**: the signaller continues, and the signalled process executes later

From Wikipedia:²⁹

" ... Java is a general-purpose, *concurrent*, class-based, object-oriented language ... "



²⁹But it's correct nonetheless ...

A `thread` in Java


- unit of concurrency³⁰
- identity, accessible via static method `Thread.currentThread()`³¹
- has its own stack / execution context
- access to shared state
- shared mutable state: heap structured into objects
 - privacy restrictions possible
 - what are `private` fields?
- may be `created` (and deleted) dynamically

³⁰as such, roughly corresponding to the concept of “processes” from previous lectures.

³¹What's the difference to this?

Thread class


The `Thread` class executes instructions from its method `run()`. The actual code executed depends on the implementation provided for `run()` in a derived class.



```
1 class MyThread extends Thread {
2     public void run() {
3         //.....
4     }
5 }
6 // Creating a thread object:
7 Thread a = new MyThread();
8 a.start();
```

Runnable interface

As Java does not support multiple inheritance, we often implement the `run()` method in a class not derived from `Thread` but from the interface `Runnable`.



```
1 // Creating a thread object:
2 Runnable b = new MyRun();
3 new Thread(b).start();
```

steps to *create* a thread in Java and get it running:

1. Define class that
 - *extends* the Java Thread class or
 - *implements* the Runnable interface
2. define *run* method inside the new class³²
3. create an instance of the new class.
4. *start* the thread.

³²overriding, late-binding.

Interference and Java threads

```
1  ...
2  class Store {
3      private int data = 0;
4      public void update() { data++; }
5  }
6  ...
7
8  // in a method:
9  Store s = new Store(); // the threads below have access to s
10 t1 = new FooThread(s); t1.start();
11 t2 = new FooThread(s); t2.start();
```

t1 and **t2** execute `s.update()` concurrently!

Interference between **t1** and **t2** \Rightarrow may lose updates to `data`.

Synchronization

avoid interference \Rightarrow threads “**synchronize**” access to shared data

1. One **unique lock** for each object o .
2. mutex: at most one thread t can lock o at any time.³³
3. 2 “flavors”

“synchronized block”

```
1 synchronized (o) { B }
```

synchronized method

whole method body of m “protected”^a:

```
1 synchronized Type m(...) { ... }
```

^aassuming that other methods play according to the rules as well etc.

³³but: in a re-entrant manner!

Protecting the initialization

Solution to earlier problem: lock the Store objects before executing problematic method:

```
1 class Store {
2     private int data = 0;
3
4     public void update() {
5         synchronized (this) { data++; }
6     }
7 }
```

or


```
1 class Store {
2     private int data = 0;
3
4     public synchronized void update() {data++; }
5 }
6 ...
7
8 // inside a method:
9 Store s = new Store();
```

Book:

Concurrency: State Models &
Java Programs, 2nd Edition

Jeff Magee & Jeff Kramer

Wiley




Examples in Java:

<http://www.doc.ic.ac.uk/~jnm/book/>

Ornamental garden problem


- people enter an ornamental garden through either of 2 turnstiles.
- problem: the number of people present at any time.



The concurrent program consists of:

- 2 threads
- shared counter object

Ornamental garden problem: Class diagram



The **Turnstile** thread simulates the periodic arrival of a visitor to the garden every second by sleeping for a second and then invoking the `increment()` method of the **counter** object.

Counter

```
1
2 class Counter {
3
4     int value = 0;
5     NumberCanvas display;
6
7     Counter(NumberCanvas n) {
8         display = n;
9         display.setvalue(value);
10    }
11
12    void increment() {
13        int temp = value;           // read[v]
14        Simulate.HWinterrupt();
15        value = temp + 1;           // write[v+1]
16        display.setvalue(value);
17    }
18 }
```

Turnstile

```
1
2 class Turnstile extends Thread {
3     NumberCanvas display;    // interface
4     Counter people;         // shared data
5
6     Turnstile(NumberCanvas n, Counter c) { // constructor
7         display = n;
8         people = c;
9     }
10
11    public void run() {
12        try {
13            display.setvalue(0);
14            for (int i = 1; i <= Garden.MAX; i++) {
15                Thread.sleep(500); // 0.5 second
16                display.setvalue(i);
17                people.increment(); // increment the counter
18            }
19        } catch (InterruptedException e) { }
20    }
21 }
```

The **Counter** object and **Turnstile** threads are created by the `go()` method of the **Garden** applet:

```
1 private void go() {  
2     counter = new Counter(counterD);  
3     west = new Turnstile(westD, counter);  
4     east = new Turnstile(eastD, counter);  
5     west.start();  
6     east.start();  
7 }
```




DEMO

After the **East** and **West** turnstile threads have each **incremented** its counter 20 times, the garden people counter is **not the sum** of the counts displayed. Counter increments have been lost. **Why?**

Avoid interference by synchronization

```
1
2 class SynchronizedCounter extends Counter {
3
4     SynchronizedCounter(NumberCanvas n) {
5         super(n);
6     }
7
8     synchronized void increment() {
9         super.increment();
10    }
11 }
```



DEMO

Monitors

- *each* object
 - has attached to it a unique *lock*
 - and thus: can act as *monitor*
- 3 important monitor operations³⁴
 - *o.wait()*: release lock on *o*, enter *o*'s wait queue and wait
 - *o.notify()*: wake up one thread in *o*'s wait queue
 - *o.notifyAll()*: wake up all threads in *o*'s wait queue
- executable by a thread “inside” the monitor represented by *o*
- executing thread must hold the lock of *o*/ executed within *synchronized* portions of code
- typical use: `this.wait()` etc.
- note: *notify* does *not* operate on a thread-identity³⁵



```
1 Thread t = new MyThread ();
2 ...
3 t.notify ();; // mostly to be nonsense
```

³⁴there are more

³⁵technically, a thread identity is represented by a “thread object” though.

Note also : `Thread.suspend()` and `Thread.resume()` are deprecated.

- quite **simple**/weak form of monitors in Java
- **only one** (implicit) condition variable per object: availability of the lock. threads that wait on *o* (*o.wait()*) are in this queue
- no built-in support for general-purpose condition variables.
- ordering of wait “queue”: implementation-dependent (usually FIFO)
- signaling discipline: **S & C**
- awakened thread: **no** advantage in competing for the lock to *o*.
- note: monitor-protection not enforced
 - `private` field modifier \neq `instance private`
 - not all methods need to be synchronized³⁶
 - besides that: there's **re-entrance!**


³⁶remember: find of oblig-1.

A semaphore implementation in Java

```
1 // down() = P operation
2 // up() = V operation
3
4 public class Semaphore {
5     private int value;
6
7     public Semaphore (int initial) {
8         value = initial;
9     }
10
11     synchronized public void up() {
12         ++value;
13         notifyAll();}
14
15     synchronized public void down() throws InterruptedException {
16         while (value==0) wait(); // the well-known while-cond-wait
17         --value;}
18 }
```

- cf. also `java.util.concurrent.Semaphore` (acquire/release + more methods)

Mutual exclusion with semaphores



Mutual exclusion with semaphores

```
1
2 class MutexLoop implements Runnable {
3
4     Semaphore mutex;
5
6     MutexLoop (Semaphore sema) {mutex=sema;}
7
8     public void run() {
9         try {
10             while(true) {
11                 while(!ThreadPanel.rotate());
12                 // get mutual exclusion
13                 mutex.down();
14                 while(ThreadPanel.rotate()); //critical section
15                 //release mutual exclusion
16                 mutex.up();
17             }
18         } catch (InterruptedException e){}
19     }
20 }
```

DEMO

Readers and writers problem (again...)

Applet Viewer: concurrency.readwrite.ReadersWriters.class

ReadWriteSafe
readers= 0 writing= true

Reader 1
Reader 2
Writer 1
Writer 2

Run Pause Run Pause Run Pause **Run** Pause

Applet started.

A shared database is accessed by two kinds of processes. Readers execute transactions that examine the database while Writers both examine and update the database. A Writer must have exclusive access to the database; any number of Readers may concurrently access it.

Interface R/W

```
1
2 interface ReadWrite {
3
4     public void acquireRead() throws InterruptedException;
5
6     public void releaseRead();
7
8     public void acquireWrite() throws InterruptedException;
9
10    public void releaseWrite();
11 }
```

Reader client code

```
1 class Reader implements Runnable {
2
3     ReadWrite monitor_;
4
5     Reader(ReadWrite monitor) {
6         monitor_ = monitor;
7     }
8
9     public void run() {
10        try {
11            while(true) {
12                while(!ThreadPanel.rotate());
13                // begin critical section
14                monitor_.acquireRead();
15                while(ThreadPanel.rotate());
16                monitor_.releaseRead();
17            }
18        } catch (InterruptedException e){}
19    }
20 }
21 }
```

Writer client code

```
1
2 class Writer implements Runnable {
3
4     ReadWrite monitor_;
5
6     Writer(ReadWrite monitor) {
7         monitor_ = monitor;
8     }
9
10    public void run() {
11        try {
12            while(true) {
13                while(!ThreadPanel.rotate());
14                // begin critical section
15                monitor_.acquireWrite();
16                while(ThreadPanel.rotate());
17                monitor_.releaseWrite();
18            }
19        } catch (InterruptedException e){}
20    }
21 }
```

R/W monitor (regulate readers)

```
1
2 class ReadWriteSafe implements ReadWrite {
3     private int readers =0;
4     private boolean writing = false;
5
6     public synchronized void acquireRead()
7         throws InterruptedException {
8         while (writing) wait();
9         ++readers;
10    }
11
12    public synchronized void releaseRead() {
13        --readers;
14        if (readers==0) notifyAll();
15    }
16
17    public synchronized void acquireWrite() {...}
18
19    public synchronized void releaseWrite() {...}
20 }
```

R/W monitor (regulate readers)

```
1
2 class ReadWriteSafe implements ReadWrite {
3     private int readers =0;
4     private boolean writing = false;
5
6     public synchronized void acquireRead()
7         throws InterruptedException {
8         while (writing) wait();
9         ++readers;
10    }
11
12    public synchronized void releaseRead() {
13        --readers;
14        if (readers==0) notifyAll();
15    }
16
17    public synchronized void acquireWrite() {...}
18
19    public synchronized void releaseWrite() {...}
20 }
```





R/W monitor (regulate writers)

```
1
2 class ReadWriteSafe implements ReadWrite {
3     private int readers = 0;
4     private boolean writing = false;
5
6     public synchronized void acquireRead() {...}
7
8     public synchronized void releaseRead() {...}
9
10    public synchronized void acquireWrite()
11        throws InterruptedException {
12        while (readers > 0 || writing) wait();
13        writing = true;
14    }
15
16    public synchronized void releaseWrite() {
17        writing = false;
18        notifyAll();
19    }
20 }
```

DEMO

Applet Viewer: concurrency.readwrite.ReadersWriters.class

ReadWriteFair
readers= 0 writing= true

| <u><i>Reader 1</i></u> | <u><i>Reader 2</i></u> | <u><i>Writer 1</i></u> | <u><i>Writer 2</i></u> |
|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|------------------------------------------------------------------------------------|
|  |  |  |  |
| <input type="button" value="Run"/> <input type="button" value="Pause"/> | <input type="button" value="Run"/> <input type="button" value="Pause"/> | <input type="button" value="Run"/> <input type="button" value="Pause"/> | <input type="button" value="Run"/> <input type="button" value="Pause"/> |

Applet started.

"Fairness": regulating readers

```
1
2 class ReadWriteFair implements ReadWrite {
3
4     private int readers =0;
5     private boolean writing = false;
6     private int waitingW = 0; // no of waiting Writers.
7     private boolean readersturn = false;
8
9     synchronized public void acquireRead ()
10    throws InterruptedException {
11        while (writing || (waitingW>0 && !readersturn)) wait ();
12        ++readers;
13    }
14
15    synchronized public void releaseRead () {
16        --readers;
17        readersturn=false;
18        if (readers==0) notifyAll ();
19    }
20
21    synchronized public void acquireWrite () {...}
22    synchronized public void releaseWrite () {...}
23 }
```

"Fairness": regulating writers

```
1
2 class ReadWriteFair implements ReadWrite {
3
4     private int readers =0;
5     private boolean writing = false;
6     private int waitingW = 0; // no of waiting Writers.
7     private boolean readersturn = false;
8
9     synchronized public void acquireRead() {...}
10    synchronized public void releaseRead() {...}
11
12    synchronized public void acquireWrite()
13    throws InterruptedException {
14        ++waitingW;
15        while (readers>0 || writing) wait();
16        --waitingW; writing = true;
17    }
18
19    synchronized public void releaseWrite() {
20        writing = false; readersturn=true;
21        notifyAll();
22    }
23 }
```

DEMO

- there's (much) more to it than what we discussed (synchronization, monitors) (see `java.util.concurrent`)
- Java's memory model: since Java 1: loooong, hot debate
- connections to
 - GUI-programming (swing/awt/events) and to
 - RMI etc.
- major *clean-up*/repair since Java 5
- better “thread management”
- Lock class (allowing `new Lock()` and non block-structured locking)
- one simplification here: Java has a (complex!) **weak** memory model (out-of-order execution, compiler optimization)
- not discussed here `volatile`

shared, mutable state is more than a bit tricky,^a watch out!

- work thread-local if possible
- make variables *immutable* if possible
- keep things local: encapsulate state
- learn from tried-and-tested concurrent design patterns

^aand pointer aliasing and a weak memory model makes it worse.

golden rule

never, ever allow (real, unprotected) races

- unfortunately: no silver bullet
 - for instance: “synchronize everything as much as possible”: not just inefficient, but mostly nonsense
- ⇒ concurrent programming remains a bit of an art

see for instance [Goetz et al., 2006] or [Lea, 1999]

Message passing and channels

INF4140 - Models of concurrency

Message passing and channels

Høsten 2014

17. Oct. 2014



Course overview:

- **Part I:** concurrent programming; programming with shared variables
- **Part II:** “distributed” programming

Outline: asynchronous and synchronous message passing

- Concurrent vs. distributed programming³⁷
- Asynchronous message passing: channels, messages, primitives
- Example: filters and sorting networks
- From monitors to client–server applications
- Comparison of message passing and monitors
- About synchronous message passing

³⁷The dividing line is not absolute. One can make perfectly good use of channels and message passing also in a non-distributed setting.

Shared memory vs. distributed memory


more **traditional** system architectures have **one** shared memory:

- many processors access the same physical memory
- example: fileserver with many processors on one motherboard

Distributed memory architectures:



- Processor has private memory and communicates over a “network” (inter-connect)
- Examples:
 - Multicomputer: asynchronous multi-processor with distributed memory (typically contained inside one case)
 - Workstation clusters: PC's in a local network
 - Grid system: machines on the Internet, resource sharing
 - cloud computing: cloud storage service
 - NUMA-architectures
 - cluster computing ...

Shared memory concurrency in the real world



- the memory architecture does not reflect reality
- out-of-order executions:
 - modern systems: complex memory hierarchies, caches, buffers. . .
 - compiler optimizations,

SMP, multi-core architecture, and NUMA



Concurrent vs. distributed programming

Concurrent programming:

- Processors share one memory
- Processors communicate via reading and writing of shared variables

Distributed programming:

- Memory is distributed
⇒ processes cannot share variables (directly)
- Processes communicate by sending and receiving *messages* via shared *channels*
or (in future lectures): communication via *RPC* and *rendezvous*

Channel: abstraction, e.g., of a physical communication network³⁸

- One-way from sender(s) to receiver(s)
- unbounded FIFO (queue) of waiting messages
- preserves message order
- atomic access
- error-free
- typed

Variants: errors possible, untyped, ...

³⁸but remember also: [producer-consumer](#) problem


Channel declaration

```
chan c(type1id1, ..., typenidn);
```

Messages: n -tuples of values of the respective types


communication **primitives:**

- **send** $c(\text{expr}_1, \dots, \text{expr}_n)$;
Non-blocking, i.e. asynchronous
- **receive** $c(\text{var}_1, \dots, \text{var}_n)$;
Blocking: receiver waits until message is sent on the channel
- **empty** (c);
True if channel is empty



Example: message passing


$(x,y) =$



```
1  chan foo(int);
2
3  process A {
4    send foo(1);
5    send foo(2);
6  }
7
8  process B {
9    receive foo(x);
10   receive foo(y);
11 }
```

Example: message passing


$(x,y) = (1,2)$



```
1  chan foo(int);
2
3  process A {
4    send foo(1);
5    send foo(2);
6  }
7
8  process B {
9    receive foo(x);
10   receive foo(y);
11 }
```


Example: shared channel


$(x,y) =$



```
1 process A1 {
2   send foo(1);
3 }
4
5 process A2 {
6   send foo(2);
7 }
8
9 process B {
10  receive foo(x);
11  receive foo(y);
12 }
```

Example: shared channel

$(x,y) = (1,2)$ or $(2,1)$



```
1 process A1 {
2   send foo(1);
3 }
4
5 process A2 {
6   send foo(2);
7 }
8
9 process B {
10  receive foo(x);
11  receive foo(y);
12 }
```

Asynchronous message passing and semaphores

Comparison with general **semaphores**:

channel \simeq *semaphore*

send \simeq **V**

receive \simeq **P**

Number of messages in queue = value of semaphore


(Ignores content of messages)

Filters: one-way interaction

Filter F

= process which:

- receives messages on input channels,
- sends messages on output channels, and
- output is a function of the input (and the initial state).



- A filter is specified as a **predicate**.
- Some computations can naturally be seen as a composition of filters.
- cf. **stream** processing/programming (feedback loops) and

Example: A single filter process

Problem: Sort a list of n numbers into ascending order.

process **Sort** with input channels **input** and output channel **output**.

Define:

n : number of values sent to **output**.

$sent[i]$: i 'th value sent to **output**.

Sort predicate

$\forall i : 1 \leq i < n. (sent[i] \leq sent[i + 1])$

\wedge values sent to **output** are a permutation of values from **input**.

Filter for merging of streams

Problem: **Merge** two sorted input streams into one sorted stream.

Process **Merge** with input channels **in₁** and **in₂** and output channel **out**:

| | | |
|---|-----------------------------|----------------------|
| 1 | in ₁ : 1 4 9 ... | |
| 2 | | out: 1 2 4 5 8 9 ... |
| 3 | in ₂ : 2 5 8 ... | |

Special value **EOS** marks the end of a stream.

Define:

n : number of values sent to **out**.

sent[*i*] : *i*'th value sent to **out**.

The following shall hold when **Merge** *terminates*:

in₁ and *in₂* are empty \wedge *sent*[*n* + 1] = **EOS**

$\wedge \forall i : 1 \leq i < n (sent[i] \leq sent[i + 1])$

\wedge values sent to **out** are a permutation of values from

in₁ and *in₂*


Example: Merge process

```
1 chan in1(int), in2(int), out(int);
2
3 process Merge {
4     int v1, v2;
5     receive in1(v1);           # read the first two
6     receive in2(v2);           # input values
7
8     while (v1  $\neq$  EOS and v2  $\neq$  EOS) {
9         if (v1  $\leq$  v2)
10            { send out(v1); receive in1(v1); }
11        else # (v1 > v2)
12            { send out(v2); receive in2(v2); }
13    }
14
15                # consume the rest
16                # of the non-empty input channel
17    while (v2  $\neq$  EOS)
18        { send out(v2); receive in2(v2); }
19    while (v1  $\neq$  EOS)
20        { send out(v1); receive in1(v1); }
21    send out(EOS); # add special value to out
22 }
```

Sorting network

We now build a **network** that sorts n numbers.

We use a **collection** of **Merge** processes with tables of shared input and output channels.



(Assume: number of input values n is a power of 2)

Client-server applications using messages

Server: process, repeatedly handling requests from client processes.

Goal: Programming client and server systems with asynchronous message passing.

```
1 chan request(int clientID , ...),
2   reply[n](...);
3
4 client nr. i
5
6
7
8 send request(i , args); →
9
10 receive reply[i](vars); ←
11
```

```
server
int id; # client id.
while(true) { # server loop
receive request(id , vars);
:
send reply[id](results);
}
```

Classical monitor:

- controlled access to shared resource
- Permanent variables (monitor variables): safeguard the resource state
- access to a resource via *procedures*
- procedures: executed under *mutual exclusion*
- *condition* variables for synchronization

also implementable by server process + message passing

Called “active monitor” in the book: active process (loop), instead of passive procedures.³⁹

³⁹In practice: server may spawn local threads, one per request.

Allocator for multiple-unit resources

Multiple-unit resource: a resource consisting of multiple units

Examples: memory blocks, file blocks.

Users (clients) need resources, use them, and return them to the **allocator** (“free” the resources).

- here simplification: users get and free *one* resource at a time.
- two versions:
 1. monitor
 2. server and client processes, message passing

Uses “[passing the condition](#)” pattern \Rightarrow simplifies later [translation](#) to a server process

[Unallocated](#) (free) [units](#) are [represented](#) as a [set](#), type [set](#), with operations [insert](#) and [remove](#).

Recap: "semaphore monitor" with "passing the condition"

```
1  monitor Semaphore_fifo { # monitor invariant:  $s \geq 0$ 
2    int s := 0;           # value of the semaphore
3    cond pos;            # wait condition
4
5    procedure Psem() {
6      if (s=0)
7        wait (pos);
8      else
9        s := s - 1
10   }
11
12
13   procedure Vsem() {
14     if empty(pos)
15       s := s + 1
16     else
17       signal(pos);
18   }
19 }
```

(Fig. 5.3 in Andrews [Andrews, 2000])

Allocator as a monitor

```
1  monitor Resource_Allocator {
2    int avail := MAXUNITS;
3    set units := ... # initial values;
4    cond free;      # signalled when process wants a unit
5
6    procedure acquire(int &id) { # var. parameter
7      if (avail = 0)
8        wait(free);
9      else
10       avail := avail - 1;
11       remove(units, id);
12     }
13
14    procedure release(int id) {
15      insert(units, id);
16      if (empty(free))
17        avail := avail + 1;
18      else
19        signal(free);      # passing the condition
20    }
21 }
```

([Andrews, 2000, Fig. 7.6])

1. interface and “data structure”
2. control structure: **nested if**-statement (2 levels):
3. synchronization, scheduling, and mutex

1. interface and “data structure”
 - 1.1 allocator with two types of operations: `get` unit, `free` unit
 - 1.2 1 request channel⁴⁰ \Rightarrow must be *encoded* in the arguments to a request.
2. control structure: `nested if`-statement (2 levels):
3. synchronization, scheduling, and mutex

⁴⁰Alternatives exist

1. interface and “data structure”
 - 1.1 allocator with two types of operations: `get` unit, `free` unit
 - 1.2 1 request channel⁴⁰ \Rightarrow must be *encoded* in the arguments to a request.
2. control structure: `nested if`-statement (2 levels):
 - 2.1 first checks `type` operation,
 - 2.2 proceeds correspondingly to `monitor-if`.
3. synchronization, scheduling, and mutex

⁴⁰Alternatives exist

1. interface and “data structure”
 - 1.1 allocator with two types of operations: `get` unit, `free` unit
 - 1.2 1 request channel⁴⁰ \Rightarrow must be *encoded* in the arguments to a request.
2. control structure: `nested if`-statement (2 levels):
 - 2.1 first checks `type` operation,
 - 2.2 proceeds correspondingly to `monitor-if`.
3. synchronization, scheduling, and mutex
 - 3.1 cannot wait (**`wait(free)`**) when no unit is free.
 - 3.2 must save the request and return to it later
 \Rightarrow queue of pending requests (**`queue`**; **`insert`**, **`remove`**).
 - 3.3 request: “synchronous/blocking” call \Rightarrow “ack”-message back
 - 3.4 no internal parallelism \Rightarrow mutex

⁴⁰Alternatives exist

Channel declarations:

```
1 type op_kind = enum(ACQUIRE, RELEASE);  
2 chan request(int clientID, op_kind kind, int unitID);  
3 chan reply[n](int unitID);
```

Allocator: client processes

```
1 process Client[i = 0 to n-1] {  
2   int unitID;  
3   send request(i, ACQUIRE, 0)           # make request  
4   receive reply[i](unitID);             # works as "if synchronous"  
5   ...                                     # use resource unitID  
6   send request(i, RELEASE, unitID);     # free resource  
7   ...  
8 }
```

(Fig. 7.7(b) in Andrews)

Allocator: server process

```
1 process Resource_Allocator {
2   int avail := MAXUNITS;
3   set units := ...           # initial value
4   queue pending;           # initially empty
5   int clientID, unitID; op_kind kind; ...
6   while (true) {
7     receive request(clientID, kind, unitID);
8     if (kind = ACQUIRE) {
9       if (avail = 0)         # save request
10        insert(pending, clientID);
11      else { # perform request now
12        avail := avail - 1;
13        remove(units, unitID);
14        send reply[clientID](unitID);
15      }
16    }
17    else { # kind = RELEASE
18      if empty(pending) { # return units
19        avail := avail + 1; insert(units, unitID);
20      } else { # allocates to waiting client
21        remove(pending, clientID);
22        send reply[clientID](unitID);
23      } } } } # Fig. 7.7 in Andrews (rewritten)
```

Allocator as a monitor

```
1  monitor Resource_Allocator {
2    int avail := MAXUNITS;
3    set units := ... # initial values;
4    cond free;      # signalled when process wants a unit
5
6    procedure acquire(int &id) { # var. parameter
7      if (avail = 0)
8        wait(free);
9      else
10       avail := avail - 1;
11       remove(units, id);
12     }
13
14    procedure release(int id) {
15      insert(units, id);
16      if (empty(free))
17        avail := avail + 1;
18      else
19        signal(free);      # passing the condition
20    }
21 }
```

([Andrews, 2000, Fig. 7.6])

Duality: monitors, message passing

monitor-based programs

monitor variables
process-IDs
procedure call
go into a monitor
procedure **return**
wait statement
signal statement
procedure body

message-based programs

local server variables
request channel, operation types
send request(), **receive reply[i]()**
receive request()
send reply[i]()
save pending requests in a queue
get and process pending request (reply)
branches in **if** statement wrt. op. type

Synchronous message passing

Primitives:

- New primitive for sending:
`synch_send c(expr1, ..., exprn);`

Blocking send:

- sender waits until message is received by channel,
- i.e. sender and receiver “synchronize” sending and receiving of message
- Otherwise: like asynchronous message passing:
`receive c(var1, ..., varn);`
`empty(c);`

Advantages:

- Gives maximum **size** of channel.
Sender synchronises with receiver
⇒ receiver has at most 1 pending message per channel per sender
⇒ sender has at most 1 unsend message

Disadvantages:

- reduced **parallellism**: when 2 processes communicate, 1 is always blocked.
- higher risk of **deadlock**.

Example: blocking with synchronous message passing

```
1  chan values(int);
2
3  process Producer {
4      int data[n];
5      for [i = 0 to n-1] {
6          ... # computation ...;
7          synch_send values(data[i]);
8      } }
9
10 process Consumer {
11     int results[n];
12     for [i = 0 to n-1] {
13         receive values(results[i]);
14         ... # computation ...;
15     } }
```

Example: blocking with synchronous message passing

```
1  chan values(int);
2
3  process Producer {
4    int data[n];
5    for [i = 0 to n-1] {
6      ... # computation ...;
7      synch_send values(data[i]);
8    } }
9
10 process Consumer {
11  int results[n];
12  for [i = 0 to n-1] {
13    receive values(results[i]);
14    ... # computation ...;
15  } }
```

Assume both producer and consumer vary in time complexity.

Communication using `synch_send/receive` will **block**.

With *asynchronous* message passing, the waiting is reduced.

Example:

```
1 chan in1(int), in2(int);
2
3 process P1 {
4     int v1 = 1, v2;
5     synch_send in2(v1);
6     receive in1(v2);
7 }
8
9 process P2 {
10    int v1, v2 = 2;
11    synch_send in1(v2);
12    receive in2(v1);
13 }
```

Example: deadlock using synchronous message passing

```
1 chan in1(int), in2(int);
2
3 process P1 {
4     int v1 = 1, v2;
5     synch_send in2(v1);
6     receive in1(v2);
7 }
8
9 process P2 {
10    int v1, v2 = 2;
11    synch_send in1(v2);
12    receive in2(v1);
13 }
```

P1 and P2 block on
`synch_send` – deadlock.
One process must be modified
to do `receive` first
⇒ asymmetric solution.

Example: deadlock using synchronous message passing

```
1 chan in1(int), in2(int);
2
3 process P1 {
4     int v1 = 1, v2;
5     synch_send in2(v1);
6     receive in1(v2);
7 }
8
9 process P2 {
10    int v1, v2 = 2;
11    synch_send in1(v2);
12    receive in2(v1);
13 }
```

P1 and **P2** block on
synch_send – **deadlock**.

One process must be modified
to do **receive** first
⇒ asymmetric solution.

With **asynchronous** message
passing (**send**) all goes well.

INF4140 - Models of concurrency

RPC and Rendezvous

INF4140

24 Oct. 2014



RPC and Rendezvous

- More on asynchronous message passing
 - interacting processes with different **patterns of communication**
 - summary
- remote procedure calls
 - concept, syntax, and meaning
 - examples: time server, merge filters, exchanging values
- Rendez-vous
 - concept, syntax, and meaning
 - examples: buffer, time server, exchanging values
- combinations of RPC, rendezvous and message passing
 - Examples: bounded buffer, readers/writers


Interacting peers (processes): exchanging values example

Look at processes as **peers**.


Example: Exchanging values

- Consider n processes $P[0], \dots, P[n - 1]$, $n > 1$
- every process has a **number**, stored in local variable v
- **Goal:** all processes knows the **largest** and **smallest** number.
- simplistic problem, but “characteristic” of distributed computation and **information distribution**


Different communication patters



centralized



symmetrical




ring shaped

Centralized solution

Process $P[0]$ is the
coordinator process:

- $P[0]$ does the calculation
- The other processes send their values to $P[0]$ and wait for a reply.



Number of *messages*:⁴¹(number of send:)

$P[0]$: $n - 1$

$P[1], \dots, P[n - 1]$: $(n - 1)$

Total: $(n - 1) + (n - 1) = 2(n - 1)$ messages
repeated “computation”


Number of *channels*: n

⁴¹For now in the pics: 1 line = 1 message (not 1 channel), but the notation in the pics is not 100% consistent.

Centralized solution: code

```
1  chan values(int),
2      results[1..n-1](int smallest, int largest);
3
4  process P[0] { # coordinator process
5      int v := ...;
6      int new, smallest := v, largest := v; # initialization
7      # get values and store the largest and smallest
8      for [i = 1 to n-1] {
9          receive values(new);
10         if (new < smallest)    smallest := new;
11         if (new > largest)    largest := new;
12     }
13     # send results
14     for [i = 1 to n-1]
15         send results[i](smallest, largest);
16 }
17 process P[i = 1 to n-1] {
18     int v := ...;
19     int smallest, largest;
20
21     send values(v);
22     receive results[i](smallest, largest);}
23 # Fig. 7.11 in Andrews (corrected a bug)
```

Symmetric solution



“Single-programme, multiple data (SPMD)”-solution:

Each process executes the **same** code
and shares the results with all other processes.

Number of messages:


n processes sending $n - 1$ messages each,

Total: $n(n - 1)$ messages.

Number of (bi-directional) channels: $n(n - 1)$

Symmetric solution: code

```
1  chan values[n](int);
2
3  process P[i = 0 to n-1] {
4      int v := ...;
5      int new, smallest := v, largest := v;
6
7      # send v to all n-1 other processes
8      for [j = 0 to n-1 st j ≠ i]
9          send values[j](v);
10
11     # get n-1 values
12     # and store the smallest and largest.
13     for [j = 1 to n-1] { # j not used in the loop
14         receive values[i](new);
15         if (new < smallest)    smallest := new;
16         if (new > largest)    largest := new;
17     }
18 } # Fig. 7.12 from Andrews
```



Almost symmetrical, except $P[0]$, $P[n - 2]$ and $P[n - 1]$.

Each process executes the same code and sends the results to the *next* process (if necessary).

Number of messages:

$P[0]: 2$

$P[1], \dots, P[n - 3]: (n - 3) \times 2$

$P[n - 2]: 1$

$P[n - 1]: 1$

$2 + 2(n - 3) + 1 + 1 = 2(n - 1)$ messages sent.

Number of channels: n .

Ring solution: code (1)

```
1 chan values[n](int smallest, int largest);
2
3 process P[0] { # starts the exchange
4     int v := ...;
5     int smallest := v, largest := v;
6     # send v to the next process, P[1]
7     send values[1](smallest, largest);
8     # get the global smallest and largest from P[n-1]
9     # and send them to P[1]
10    receive values[0](smallest, largest);
11    send values[1](smallest, largest);
12 }
```

Ring solution: code (2)

```
1 process P[i = 1 to n-1] {
2   int v := ...;
3   int smallest, largest;
4   # get smallest and largest so far,
5   # and update them by comparing them to v
6   receive values[i](smallest, largest)
7   if (v < smallest) smallest := v;
8   if (v > largest) largest := v;
9   # forward the result, and wait for the global result
10  send values[(i+1) mod n](smallest, largest);
11  if (i < n-1)
12    receive values[i](smallest, largest);
13  # forward the global result, but not from P[n-1] to P[0]
14  if (i < n-2)
15    send values[i+1](smallest, largest);
16 } # Fig. 7.13 from Andrews (modified)
```

Message passing: Summary

Message passing: well suited to programming **filters** and **interacting peers** (where processes communicates **one way** by one or more **channels**).

May be used for client/server applications, but:

- Each client must have its own reply channel
- In general: **two way** communication needs two channels

⇒ **many channels**

RPC and **rendezvous** are better suited for **client/server** applications.

Remote Procedure Call: main idea

1 **CALLER**

2

3 at computer **A**

CALLEE

at computer **B**

op foo(FORMALS); # declaration

...

call foo(ARGS);

----->

proc foo(FORMALS) # new process

...

<-----

end;

...

RPC: combines elements from **monitors** and **message passing**

- As ordinary **procedure call**, but caller and callee may be on **different machines**.⁴²
- Caller: **blocked** until called procedure is done, as with monitor calls and synchronous message passing.
- **Asynchronous** programming: not supported directly
- A **new process** handles each call.
- Potentially **two** way communication: caller **sends arguments** and **receives return values**.

⁴²cf. RMI

Module: new program component – contains both

- procedures and processes.

```
1  module M
2    headers of exported operations;
3  body
4    variable declarations;
5    initialization code;
6    procedures for exported operations;
7    local procedures and processes;
8  end M
```

Modules may be executed on **different machines**

M has: *procedures* and *processes*

- may **share variables**
- execute **concurrently** \Rightarrow *must be synchronized to achieve mutex*
- May only **communicate** with processes in ***M'*** by procedures exported by ***M'***

Declaration of operation O:

```
op O(formal parameters.) [ returns result ] ;
```

Implementation of operation O:

```
proc O(formal identifiers.) [ returns result identifier ] {  
  declaration of local variables;  
  statements  
}
```

Call of operation O in module M:⁴³

```
call M.O(arguments)
```

Processes: as before.

⁴³Cf. static/class methods

Synchronization in modules

- RPC: primarily a *communication* mechanism
- within the module: in principle allowed:
 - more than one process
 - shared data

⇒ need for synchronization

- two approaches
 1. “implicit”:
 - as in monitors: mutex built-in
 - additionally condition variables (or semaphores)
 2. “explicit”:⁴⁴
 - user-programmed mutex and synchronization (like semaphore, local monitors etc)

⁴⁴assumed in the following

Example: Time server (RPC)

- module providing **timing services** to processes in other modules.
 - interface: two visible operations:
 - **get_time()** returns **int** – returns time of day
 - **delay(int interval)** – let the caller sleep a given number of time units
 - multiple clients: may call **get_time** and **delay** at the same time
- ⇒ Need to **protect** the variables.
- internal **process** that gets **interrupts** from machine clock and updates **tod**

Time server code (rpc)

```
1  module TimeServer
2    op get_time() returns int;
3    op delay(int interval);
4  body
5    int tod := 0;           # time of day
6    sem m := 1;           # for mutex
7    sem d[n] := ([n] 0);  # for delayed processes
8    queue of (int waketime, int process_id) napQ;
9    ## when m = 1, tod < waketime for delayed processes
10   proc get_time() returns time { time := tod; }
11
12   proc delay(int interval) {
13     P(m);                # assume unique myid and i [0,n-1]
14     int waketime := tod + interval;
15     insert (waketime, myid) at appropriate place in napQ;
16     V(m);
17     P(d[myid]);        # Wait to be awoken
18   }
19   process Clock ...
20   :
21 end TimeServer
```

Time server code: clock process

```
1  process Clock {
2      int id; start hardware timer;
3      while (true) {
4          wait for interrupt, then restart hardware timer
5          tod := tod + 1;
6          P(m);                                # mutex
7          while (tod  $\geq$  smallest waketime on napQ) {
8              remove (waketime, id) from napQ;    # book-keeping
9              V(d[id]);                            # awake process
10         }
11         V(m);                                    # mutex
12     } }
13 end TimeServer # Fig. 8.1 of Andrews
```

RPC:

- offers inter-module communication
- synchronization (often): must be programmed explicitly

Rendezvous:

- Known from the language [Ada](#) (US DoD)
- Combines communication and synchronization between processes
- *No new* process created for each call
- instead: perform '[rendezvous](#)' with existing process
- Operations are executed one at the time

[synch_send](#) and [receive](#) may be considered as primitive rendezvous.
cf. also [join](#)-synchronization

Rendezvous: main idea

| | | |
|---|----------------------|----------------------|
| 1 | CALLER | CALLEE |
| 2 | | |
| 3 | at computer A | at computer B |

```
...
call foo(ARGS);          ----->
                           <-----
...

                           op foo(FORMALS); # declaration
                           ... # existing process
                           in foo(FORMALS) ->
                             BODY;
                           ni
```

Rendezvous: module declaration

```
1  module M
2    op O1(types);
3    ...
4    op On(types);
5  body
6
7    process P1 {
8      variable declarations;
9      while (true)                                # standard pattern
10     in O1(formals) and B1 → S1;
11     ...
12     [] On (formals) and Bn → Sn;
13     ni
14   }
15   ... other processes
16 end M
```

Calls and input statements

Call:

```
1 call  $O_i$  ( $expr_1, \dots, expr_m$ );
```

Input statement, multiple guarded expressions:

```
1 in  $O_1(v_1, \dots, v_{m_1})$  and  $B_1 \rightarrow S_1$  ;  
2 ...  
3 []  $O_n(v_1, \dots, v_{m_n})$  and  $B_n \rightarrow S_n$  ;  
4 ni
```

The **guard** consists of:

- and B_i – synchronization expression (optional)
- S_i – statements (one or more)

The variables v_1, \dots, v_{m_i} may be referred by B_i and S_i may read/write to them.⁴⁵

⁴⁵once again: no side-effects in $B!!!$

Semantics of input statement

Consider the following:

```
1  in ...
2  []  $O_i(v_i, \dots, v_{m_i})$  and  $B_i \rightarrow S_i$ ;
3  ...
4  ni
```

The guard *succeeds* when O_i is called and B_i is true (or omitted).

Execution of the in statement:

- Delays until a guard succeeds
- If more than one guard succeed, the oldest call is served⁴⁶
- Values are returned to the caller
- The the call- and in-statements terminates

⁴⁶this may be changed using additional syntax (by), see [Andrews, 2000].

- different versions of rendezvous, depending on the language
- origin: ADA (accept-statement) (see [Andrews, 2000, Section 8.6])
- design variation points
 - synchronization expressions or not?
 - scheduling expressions or not?
 - can the guard inspect the *values* for input variables or not?
 - non-determinism
 - checking for *absence* of messages? priority
 - checking in more than one operation?

Bounded buffer with rendezvous

```
1  module BoundedBuffer
2      op deposit(TypeT), fetch(result TypeT);
3  body
4      process Buffer {
5          elem buf[n];
6          int front := 0, rear := 0, count := 0;
7          while (true)
8              in deposit(item) and count < n ->
9                  buf[rear] := item; count++;
10                 rear := (rear+1) mod n;
11                 [] fetch(item) and count > 0 ->
12                     item := buf[front]; count--;
13                     front := (front+1) mod n;
14                 ni
15         }
16  end BoundedBuffer # Fig. 8.5 of Andrews
```

Example: time server (rendezvous)

```
1  module TimeServer
2      op get_time() returns int;
3      op delay(int);    # absolute waketime as argument
4      op tick();        # called by the clock interrupt handler
5  body
6      process Timer {
7          int tod := 0;
8          start timer;
9          while (true)
10             in get_time() returns time -> time := tod;
11             [] delay(waketime) and waketime <= tod -> skip;
12             [] tick() -> { tod++; restart timer; }
13             ni
14         }
15 end TimeServer # Fig. 8.7 of Andrews
```

We do now have several combinations:

| <i>invocation</i> | <i>service</i> | <i>effect</i> |
|-------------------|----------------|-------------------------------------|
| <i>call</i> | <i>proc</i> | <i>procedure call (RPC)</i> |
| <i>call</i> | <i>in</i> | <i>rendezvous</i> |
| <i>send</i> | <i>proc</i> | <i>dynamic process creation</i> |
| <i>send</i> | <i>in</i> | <i>asynchronous message passing</i> |

We do now have several combinations:

| <i>invocation</i> | <i>service</i> | <i>effect</i> |
|-------------------|----------------|-------------------------------------|
| <i>call</i> | <i>proc</i> | <i>procedure call (RPC)</i> |
| <i>call</i> | <i>in</i> | <i>rendezvous</i> |
| <i>send</i> | <i>proc</i> | <i>dynamic process creation</i> |
| <i>send</i> | <i>in</i> | <i>asynchronous message passing</i> |

in addition (not in Andrews)

- asynchronous procedure call, wait-by-necessity, futures

Comparing **input statements** and **receive**:

in $O(a_1, \dots, a_n) \rightarrow v_1=a_1, \dots, v_n=a_n$ ni \iff receive $O(v_1, \dots, v_n)$

Comparing **message passing** and **semaphores**:

send $O()$ and receive $O()$ \iff $V(O)$ and $P(O)$

Bounded buffer: procedures and "semaphores (simulated by channels)"

```
1  module BoundedBuffer
2    op deposit(typeT), fetch(result typeT);
3  body
4    elem buf[n];
5    int front = 0, rear = 0;
6    # local operation to simulate semaphores
7    op empty(), full(), mutexD(), mutexF();           // operations
8    send mutexD(); send mutexF(); # init. "semaphores" to 1
9    for [i = 1 to n]           # init. empty-"semaphore" to n
10     send empty();
11
12   proc deposit(item) {
13     receive empty(); receive mutexD();
14     buf[rear] = item; rear = (rear+1) mod n;
15     send mutexD(); send full();
16   }
17   proc fetch(item) {
18     receive full(); receive mutexF();
19     item = buf[front] ; front = (front+1) mod n ;
20     send mutexF(); send empty();
21   }
22 end BoundedBuffer # Fig. 8.12 of Andrews
```

The primitive $?O$ in rendezvous

New primitive on operations, similar to `empty(...)` for condition variables and channels.

$?O$ means number of pending invocations of operation O .

Useful in the input statement to give priority:

```
1   in
2   [  $O_1 \dots \rightarrow S_1$ ;
3   [ ]
4   [  $O_2 \dots$  and  $(?O_1 = 0) \rightarrow S_2$ ;
5   ]
6   ni
```

Here O_1 has a higher priority than O_2 .

Readers and writers

```
1  module ReadersWriters
2    op read(result types);  # uses RPC
3    op write(types);        # uses rendezvous
4  body
5    op startread(), endread(); # local ops.
6    ... database (DB)...;
7
8    proc read(vars) {
9      call startread();      # get read access
10     ... read vars from DB ...;
11     send endread();        # free DB
12   }
13   process Writer {
14     int nr := 0;
15     while (true)
16       in startread() -> nr++;
17       [] endread()   -> nr--;
18       [] write(vars) and nr = 0 ->
19         ... write vars to DB ... ;
20     ni
21   }
22 end ReadersWriters
```

Readers and writers: prioritize writers

```
1 module ReadersWriters
2   op read(result typeT); # uses RPC
3   op write(typeT);      # uses rendezvous
4 body
5   op startread(), endread(); # local ops.
6   ... database (DB)...;
7
8   proc read(vars) {
9     call startread(); # get read access
10    ... read vars from DB ...;
11    send endread(); # free DB
12  }
13  process Writer {
14    int nr := 0;
15    while (true)
16    in startread() and ?write = 0 -> nr++;
17    [] endread() -> nr--;
18    [] write(vars) and nr = 0 ->
19    ... write vars to DB ... ;
20    ni
21  }
22 end ReadersWriters
```

Asynchronous Communication I

INF4140 - Models of concurrency

Asynchronous Communication, lecture 10

INF4140

7.11.2014



Asynchronous Communication: Semantics, specification and reasoning

Where are we?

- part one: shared variable systems
 - programming
 - synchronization
 - reasoning by invariants and Hoare logic
- part two: communicating systems
 - message passing
 - channels
 - rendezvous

What is the connection?

- What is the semantic understanding of message passing?
- How can we understand concurrency?
- How to understand a system by looking at each component?
- How to specify and reason about asynchronous systems?

Clarifying the semantic questions above, by means of **histories**:

- describing interaction
- capturing **interleaving semantics** for concurrent systems
- **Focus**: asynchronous communication systems without channels

Plan today

- histories from the **outside** view of components
 - describing overall understanding of a (sub)system
- Histories from the **inside** view of a component
 - describing local understanding of a single process
- The connection between the **inside** and **outside** view
 - the **composition rule**

What kind of system? Agent network systems

Two kinds of settings for concurrent systems, based on the notion of:

- **processes** — without self identity, but with named **channels**. Channels often FIFO.
- **object (agent)** — with self identity, but without channels, sending messages to named objects through a **network**. In general, a network gives no FIFO guarantee, nor guarantee of successful transmission.

We use the latter here, since it is a very general setting. The process/channel setting may be obtained by representing each combination of object and message kind as a channel.

*in the following we consider **agent/network** systems!*

New syntax statements for sending and receiving:

- *send statement*: **send** $B : m(e)$
means that the current agent sends message m to agent B where e is an (optional) list of actual parameters.
- *fixed receive statement*: **await** $B : m(w)$
wait for a message m from a specific agent B , and receive parameters in the variable list w . We say that the message is then **consumed**.
- *open receive statement*: **await** $X ? m(w)$
wait for a message m from any agent X and receive parameters in w (consuming the message).
The variable X will be set to the agent that sent the message.
- *choice operator* $[]$ to select between alternative statement lists, starting with receive statements.

Here m is a message name, B the name of an agent, e expressions, X and w variables.

Example: Coin machine

Consider an agent C which changes “5 krone” coins and “1 krone” coins into “10 krone” coins. It receives *five* and *one* messages and sends out *ten* messages as soon as possible, in the sense that the number of messages sent out should equal the total amount of kroner received divided by 10.

We imagine here a fixed user agent U , both producing the *five* and *one* messages and consuming the *ten* messages. The code of the agent C is given below, using b (*balance*) as a local variable initialized to 0.

Example: Coin machine (Cont)

```
1 loop
2   while b < 10
3   do
4     (await U: five; b:=b+5)
5     []
6     (await U: one; b:=b+1)
7   od;
8   send U: ten;
9   b:=b-10
10 end
```

- **choice** operator `[]`⁴⁷
 - selects 1 *enabled* branch
 - **non-deterministic** choice if both branches are enabled

⁴⁷In the literature, also `+` as notation can often be found.

- behavior of a concurrent system: may be described as **set of executions**,
- 1 execution: **sequence of atomic interaction events**,
- other names for it: **trace**, history, execution, (interaction) sequence ...⁴⁸

Interleaving semantics

Concurrency is expressed by the set of all possible interleavings.

- remember also: “sequential consistency” from the WMM part.
- note: for each interaction sequence, all interactions are ordered sequentially, and their “visible” concurrency

⁴⁸message sequence (charts) in UML etc.

- very well known and widely used “format” to describe “languages” (= sets finite “words” over given a given “alphabet”)
-

A way to describe (sets of) traces

Example (Reg-Expr)

- a , b : atomic interactions.
- Assume them to “run” concurrently

⇒ two possible interleavings, described by

$$[[a.b] + [b.a]] \quad (3)$$

Parallel composition of a^* and b^* :

$$(a + b)^* \quad (4)$$

Remark: notation for reg-expr's

Different notations exist. E.g.: some write $a|b$ for the *alternative/non-deterministic* choice between a and b . We use $+$ instead

- to avoid confusion with parallel composition
- be consistent with common use of regexp. for describing concurrent behavior

We may let each interaction sequence reflect all interactions in an execution, called the **trace**, and the set of all possible traces is then called the **trace set**.

- terminating system: **finite** traces⁴⁹
- *non-terminating* systems: infinite traces
- trace set semantics in the general case: both finite and infinite traces
- 2 conceptually important classes of properties⁵⁰
 - **safety** (“nothing wrong will happen”)
 - **liveness** (“something good will happen”)

⁴⁹Be aware: typically an *infinite* set of finite traces.

⁵⁰Safety etc. it's not a property, it's a “property/class of properties”

Safety and liveness & histories

- often: concentrate on *finite traces*
- reasons
 - conceptually/theoretically simpler
 - connection to monitoring
 - connection to checking (violations of) **safety** prop's
- our terminology: **history** = trace up to a given execution point (thus finite)
- **note**: In contrast to the book, histories are here finite initial parts of a trace (prefixes)
- **sets of histories** are

prefix closed

if a history h is in the set, then every prefix (initial part) of h is also in the set.

- sets of histories: can be used capture safety, but **not liveness**

Simple example: histories and trace set

Consider a system of two agents, A and B , where agent A says “hi- B ” repeatedly until B replies “hi- A ”.

| | traces | histories |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------------------------|
| a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” | $hi_B^\infty + hi_B^+ hi_A$ | $hi_B^* + hi_B^+ hi_A$ |
| a “lazy” B will reply eventually, but there is no limit on how long A may need to wait. Thus, each trace will end with “ hi_A ” after finitely many “ hi_B ”s. | | |
| an “eager” B will reply within a fixed number of “ hi_B ”s, for instance before A says “ hi_B ” three times. | | |

- a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” (here comma denotes union).

Simple example: histories and trace set

Consider a system of two agents, A and B , where agent A says “hi- B ” repeatedly until B replies “hi- A ”.

| | traces | histories |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------------------------|
| a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” | $hi_B^\infty + hi_B^+ hi_A$ | $hi_B^* + hi_B^+ hi_A$ |
| a “lazy” B will reply eventually, but there is no limit on how long A may need to wait. Thus, each trace will end with “hi- A ” after finitely many “hi- B ”s. | | |
| an “eager” B will reply within a fixed number of “hi- B ”s, for instance before A says “hi- B ” three times. | | |

- a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” (here comma denotes union).

Trace set: $\{[hi_B]^\infty\}, \{[hi_B]^+ [hi_A]\}$

Simple example: histories and trace set

Consider a system of two agents, A and B , where agent A says “hi- B ” repeatedly until B replies “hi- A ”.

| | traces | histories |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------------------------|
| a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” | $hi_B^\infty + hi_B^+ hi_A$ | $hi_B^* + hi_B^+ hi_A$ |
| a “lazy” B will reply eventually, but there is no limit on how long A may need to wait. Thus, each trace will end with “hi- A ” after finitely many “hi- B ”s. | | |
| an “eager” B will reply within a fixed number of “hi- B ”s, for instance before A says “hi- B ” three times. | | |

- a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” (here comma denotes union).

Trace set: $\{[hi_B]^\infty\}, \{[hi_B]^+ [hi_A]\}$

Histories: $\{[hi_B]^*\}, \{[hi_B]^+ [hi_A]\}$

Simple example: histories and trace set

Consider a system of two agents, A and B , where agent A says “hi- B ” repeatedly until B replies “hi- A ”.

| | traces | histories |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------------------------|
| a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” | $hi_B^\infty + hi_B^+ hi_A$ | $hi_B^* + hi_B^+ hi_A$ |
| a “lazy” B will reply eventually, but there is no limit on how long A may need to wait. Thus, each trace will end with “hi- A ” after finitely many “hi- B ”s. | | |
| an “eager” B will reply within a fixed number of “hi- B ”s, for instance before A says “hi- B ” three times. | | |

- a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” (here comma denotes union).

Trace set: $\{[hi_B]^\infty\}, \{[hi_B]^+ [hi_A]\}$

Histories: $\{[hi_B]^*\}, \{[hi_B]^+ [hi_A]\}$

Simple example: histories and trace set

Consider a system of two agents, A and B , where agent A says “hi- B ” repeatedly until B replies “hi- A ”.

| | traces | histories |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------------------------|
| a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” | $hi_B^\infty + hi_B^+ hi_A$ | $hi_B^* + hi_B^+ hi_A$ |
| a “lazy” B will reply eventually, but there is no limit on how long A may need to wait. Thus, each trace will end with “hi- A ” after finitely many “hi- B ”s. | | |
| an “eager” B will reply within a fixed number of “hi- B ”s, for instance before A says “hi- B ” three times. | | |

- a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” (here comma denotes union).

Trace set: $\{[hi_B]^\infty\}, \{[hi_B]^+ [hi_A]\}$

Histories: $\{[hi_B]^*\}, \{[hi_B]^+ [hi_A]\}$

Simple example: histories and trace set

Consider a system of two agents, A and B , where agent A says “hi- B ” repeatedly until B replies “hi- A ”.

| | traces | histories |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------------------------|
| a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” | $hi_B^\infty + hi_B^+ hi_A$ | $hi_B^* + hi_B^+ hi_A$ |
| a “lazy” B will reply eventually, but there is no limit on how long A may need to wait. Thus, each trace will end with “hi- A ” after finitely many “hi- B ”s. | | |
| an “eager” B will reply within a fixed number of “hi- B ”s, for instance before A says “hi- B ” three times. | | |

- a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” (here comma denotes union).

Trace set: $\{[hi_B]^\infty\}, \{[hi_B]^+ [hi_A]\}$

Histories: $\{[hi_B]^*\}, \{[hi_B]^+ [hi_A]\}$

Simple example: histories and trace set

Consider a system of two agents, A and B , where agent A says “hi- B ” repeatedly until B replies “hi- A ”.

| | traces | histories |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------------------------|
| a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” | $hi_B^\infty + hi_B^+ hi_A$ | $hi_B^* + hi_B^+ hi_A$ |
| a “lazy” B will reply eventually, but there is no limit on how long A may need to wait. Thus, each trace will end with “hi- A ” after finitely many “hi- B ”s. | | |
| an “eager” B will reply within a fixed number of “hi- B ”s, for instance before A says “hi- B ” three times. | | |

- a “sloppy” B may or may not give a reply, in which case there will be an infinite trace with only “hi- B ” (here comma denotes union).

Trace set: $\{[hi_B]^\infty\}, \{[hi_B]^+ [hi_A]\}$

Histories: $\{[hi_B]^*\}, \{[hi_B]^+ [hi_A]\}$

Let use the following conventions

- events $x : Event$ is an event,
- set of events: $A : 2^{Event}$
- history $h : Hist$

A set of events is assumed to be fixed.

Definition (Histories)

Histories (over the given set of events) is given inductively over the constructors ϵ (empty history) and $_ ; _$ (appending of an event to the right of the history)

Functions over histories

| function | type | | |
|--------------|------------------|--------------------|---------------------------------|
| ϵ | : | $\rightarrow Hist$ | the empty history (constructor) |
| $_ ; _$ | : $Hist * Event$ | $\rightarrow Hist$ | append right (constructor) |
| $\# _$ | : $Hist$ | $\rightarrow Nat$ | length |
| $_ / _$ | : $Hist * Set$ | $\rightarrow Hist$ | projection by set of events |
| $_ \leq _$ | : $Hist * Hist$ | $\rightarrow Bool$ | prefix relation |
| $_ < _$ | : $Hist * Hist$ | $\rightarrow Bool$ | strict prefix relation |

Inductive definitions (inductive wrt. ϵ and $_ ; _$):

$$\begin{aligned}\# \epsilon &= 0 \\ \#(h; x) &= \#h + 1 \\ \epsilon / A &= \epsilon \\ (h; x) / s &= \text{if } x \in A \text{ then } (h/s); x \text{ else } (h/s) \text{ fi} \\ h \leq h' &= (h = h') \vee h < h' \\ h < \epsilon &= \text{false} \\ h < (h'; x) &= h \leq h'\end{aligned}$$

Invariants and Prefix Closed Trace Sets

May use invariants to define trace sets:

A (history) invariant I is a predicate over a histories, supposed to hold at all times:

“At any point in an execution h the property $I(h)$ is satisfied”

It defines the following set:

$$\{h \mid I(h)\} \quad (5)$$

- mostly interested in *prefix-closed invariants!*
- a history invariant is **historically monotonic**:

$$h \leq h' \Rightarrow (I(h') \Rightarrow I(h)) \quad (6)$$

- I history-monotonic \Rightarrow set from equation (5) **prefix closed**

Remark:

A non-monotonic predicate I may be transformed to a monotonic one I' :

$$\begin{aligned} I'(\varepsilon) &= I(\varepsilon) \\ I'(h'; x) &= I(h') \wedge I(h'; x) \end{aligned}$$

Consider asynchronous communication by messages from one agent to another: Since message passing may take some time, the sending and receiving of a message m are semantically seen as two distinct atomic interaction events of type **Event**:

- $A \uparrow B : m$ denotes that A sends message m to B
- $A \downarrow B : m$ denotes that B receives (consumes) message m from A

A **global history**, H , is a finite sequence of such events, requiring that it is **legal**, i.e. each reception is preceded by a corresponding send-event.

For instance, the history

$$[(A \uparrow B : hi), (A \uparrow B : hi), (A \downarrow B : hi), (A \uparrow B : hi), (B \uparrow A : hi)]$$

is legal and expresses that A has sent “hi” three times and that B has received one of these and has replied “hi”.

Note: a concrete message may also have parameters, say

messagename(parameterlist)

where the number and types of the parameters are statically checked.

Coin Machine Example: Events

$U \uparrow C : \textit{five}$ -- U sends the message "five" to C

$U \downarrow C : \textit{five}$ -- C consumes the message "five"

$U \uparrow C : \textit{one}$ -- U sends the message "one" to C

$U \downarrow C : \textit{one}$ -- C consumes the message "one"

$C \uparrow U : \textit{ten}$ -- C sends the message "ten"

$C \downarrow U : \textit{ten}$ -- U consumes the message "ten"

- note all global sequences/histories “make sense”
- depends on the programming language/communication model
- sometimes called well-definedness, well-formedness or similar
- $legal : Hist \rightarrow Bool$

Definition (Legal history)

$$\begin{aligned} legal(\epsilon) &= true \\ legal(h; (A \uparrow B : m)) &= legal(h) \\ legal(h; (A \downarrow B : m)) &= legal(h) \wedge \\ &\quad \#(h / \{A \downarrow B : m\}) < \#(h / \{A \uparrow B : m\}) \end{aligned}$$

where m is message and h a history.

- should m include **parameters**, legality ensures that the values received are the same as those sent.

Example (coin machine C user U):

$[(U \uparrow C : five), (U \uparrow C : five), (U \downarrow C : five), (U \downarrow C : five), (C \uparrow U : ten)]$

How to “calculate” the global history at run-time:

- introduce a **global** variable H ,
- initialize: to empty sequence
- for each execution of a send statement in A , update H by

$$H := H; (A \uparrow B : m)$$

where B is the destination and m is the message

- for each execution of a receive statement in B , update H by

$$H := H; (A \downarrow B : m)$$

where m is the message and A the sender. The message must be of the kind requested by B .

Global invariant: By a predicate I on the global history, we may specify desired system behavior:

“at any point in an execution H the property $I(H)$ is satisfied”

- By **logging** the history at run-time, as above, we may **monitor** an executing system. When $I(H)$ is violated we may
 - report it
 - stop the system, or
 - interact with the system (for inst. through fault handling)
- How to **prove** such properties by analysing the program?
- How can we monitor, or prove correctness properties, **component-wise**?

Definition (Local events)

The events **visible to** an agent A , denoted α_A , are the events **local to** A , i.e.:

- $A \uparrow B : m$: any send-events from A . (output by A)
- $B \downarrow A : m$: any reception by A . (input by A)

Definition (Local history)

Given a global history: The **local history** of A , written h_A , is the subsequence of all events visible to A

- **Conjecture:** Correspondence between global and local view:

$$h_A = H / \alpha_A$$

i.e. at any point in an execution the history observed locally in A is the projection to A -events of the history observed globally.

- Each event is visible to one, and only one, agent!

Coin Machine Example: Local Events

The events visible to C are:

$U \downarrow C : \textit{five}$ C consumes the message “five”
 $U \downarrow C : \textit{one}$ C consumes the message “one”
 $C \uparrow U : \textit{ten}$ C sends the message “ten”

The events visible to U are:

$U \uparrow C : \textit{five}$ U sends the message “five” to C
 $U \uparrow C : \textit{one}$ U sends the message “one to C
 $C \downarrow U : \textit{ten}$ U consumes the message “ten”

How to relate local and global views

From global specification to implementation:

First, set up the goal of a system: by one or more global histories.
Then implement it. For each component: use the global histories to obtain a local specification, guiding the implementation work.

“construction from specifications”

From implementation to global specification:

First, make or reuse components.
Use the local knowledge for the desired components to obtain global knowledge.

Working with invariants:

The specifications may be given as invariants over the history.

- Global invariant: in terms of all events in the system
- Local invariant (for each agent): in terms of events visible to the agent

Need composition rules connecting local and global invariants.

Example revisited: Sloppy coin machine

```
1 loop
2   while b < 10
3   do
4     (await U: five; b:=b+5)
5     []
6     (await U: one; b:=b+1)
7   od;
8   send U: ten;
9   b:=b-10
10 end
```

interactions visible to C (i.e. those that may show up in the local history):

$U \downarrow C : \textit{five}$ — C consumes the message “five”
 $U \downarrow C : \textit{one}$ — C consumes the message “one”
 $C \uparrow U : \textit{ten}$ — C sends the message “ten”

Coin machine example: Loop invariants

Loop invariant for the outer loop:

$$\text{sum}(h/\downarrow) = \text{sum}(h/\uparrow) + b \wedge 0 \leq b < 5 \quad (7)$$

where sum (the sum of values in the messages) is defined as follows:

$$\begin{aligned} \text{sum}(\varepsilon) &= 0 \\ \text{sum}(h; (\dots : \text{five})) &= \text{sum}(h) + 5 \\ \text{sum}(h; (\dots : \text{one})) &= \text{sum}(h) + 1 \\ \text{sum}(h; (\dots : \text{ten})) &= \text{sum}(h) + 10 \end{aligned}$$

Loop invariant for the inner loop:

$$\text{sum}(h/\downarrow) = \text{sum}(h/\uparrow) + b \wedge 0 \leq b < 15 \quad (8)$$

From local histories to global history: if we know all the local histories h_{A_i} in a system ($i = 1 \dots n$), we have

$$\text{legal}(H) \wedge_i h_{A_i} = H/\alpha_{A_i}$$

i.e. the global history H must be legal and correspond to all the local histories. This may be used to reason about the global history.

Local invariant: a local specification of A_i is given by a predicate on the local history $I_{A_i}(h_{A_i})$ describing a property which holds before all local interaction points.

I may have the form of an implication, expressing the output events from A_i depends on a condition on its input events.

From local invariants to a global invariant:

if each agent satisfies $I_{A_i}(h_{A_i})$, the total system will satisfy:

$$\text{legal}(H) \wedge_i I_{A_i}(H/\alpha_{A_i})$$

Coin machine example: from local to global invariant

before each send/receive: (see eq. (8))

$$\text{sum}(h/\downarrow) = \text{sum}(h/\uparrow) + b \wedge 0 \leq b < 15$$

Local Invariant of C in terms of h alone:

$$I_C(h) = \exists b. (\text{sum}(h/\downarrow) = \text{sum}(h/\uparrow) + b \wedge 0 \leq b < 15) \quad (9)$$

$$I_C(h) = 0 \leq \text{sum}(h/\downarrow) - \text{sum}(h/\uparrow) < 15 \quad (10)$$

For a global history H ($h = H/\alpha_C$):

$$I_C(H/\alpha_C) = 0 \leq \text{sum}(H/\alpha_C/\downarrow) - \text{sum}(H/\alpha_C/\uparrow) < 15 \quad (11)$$

Shorthand notation:

$$I_C(H/\alpha_C) = 0 \leq \text{sum}(H/\downarrow C) - \text{sum}(H/C\uparrow) < 15$$

Coin machine example: from local to global invariant

- Local Invariant of a careful user U (with exact change):

$$I_U(h) = 0 \leq \text{sum}(h/\uparrow) - \text{sum}(h/\downarrow) \leq 10$$

$$I_U(H/\alpha_U) = 0 \leq \text{sum}(H/U\uparrow) - \text{sum}(H/\downarrow U) \leq 10$$

- Global Invariant of the system U and C :

$$I(H) = \text{legal}(H) \wedge I_C(H/\alpha_C) \wedge I_U(H/\alpha_U) \quad (12)$$

implying:

Overall

$$0 \leq \text{sum}(H/U\downarrow C) - \text{sum}(H/C\uparrow U) \leq \text{sum}(H/U\uparrow C) - \text{sum}(H/C\downarrow U) \leq 10$$

since $\text{legal}(H)$ gives:

$$\text{sum}(H/U\downarrow C) \leq \text{sum}(H/U\uparrow C) \text{ and}$$

$$\text{sum}(H/C\downarrow U) \leq \text{sum}(H/C\uparrow U).$$

So, globally, this system will have balance ≤ 10 .

Coin machine example: Loop invariants (Alternative)

Loop invariant for the outer loop:

$$rec(h) = sent(h) + b \wedge 0 \leq b < 5$$

where rec (the total amount received) and $sent$ (the total amount sent) are defined as follows:

$$\begin{aligned} rec(\varepsilon) &= 0 \\ rec(h; (U \downarrow C : five)) &= rec(h) + 5 \\ rec(h; (U \downarrow C : one)) &= rec(h) + 1 \\ rec(h; (C \uparrow U : ten)) &= rec(h) \\ sent(\varepsilon) &= 0 \\ sent(h; (U \downarrow C : five)) &= sent(h) \\ sent(h; (U \downarrow C : one)) &= sent(h) \\ sent(h; (C \uparrow U : ten)) &= sent(h) + 10 \end{aligned}$$

Loop invariant for the inner loop:

$$rec(h) = sent(h) + b \wedge 0 \leq b < 15$$

The above definition of legality reflects networks where you may not assume that messages sent will be delivered, and where the order of messages sent need not be the same as the order received. Perfect networks may be reflected by a stronger concept of **legality** (see next slide).

Remark: In “black-box” specifications, we consider observable events only, abstracting away from internal events. Then, legality of sending may be strengthened:

$$\mathit{legal}(h; (A \uparrow B : m)) = \mathit{legal}(h) \wedge A \neq B$$

Using Legality to Model Network Properties

If the network delivers messages in a **FIFO** fashion, one could capture this by strengthening the legality-concept suitably, requiring

$$\text{sendevents}(h/\downarrow) \leq h/\uparrow$$

where the projections h/\uparrow and h/\downarrow denote the subsequence of messages sent and received, respectively, and *sendevents* converts receive events to the corresponding send events.

$$\begin{aligned}\text{sendevents}(\varepsilon) &= \varepsilon \\ \text{sendevents}(h; (A\uparrow B : m)) &= \text{sendevents}(h) \\ \text{sendevents}(h; (A\downarrow B : m)) &= \text{sendevents}(h); (A\uparrow B : m)\end{aligned}$$

Channel-oriented systems can be mimicked by requiring FIFO ordering of communication for each pair of agents:

$$\text{sendevents}(h/A\downarrow B) \leq h/A\uparrow B$$

where $A\downarrow B$ denotes the set of receive-events with A as source and B as destination, and similarly for $A\uparrow B$.

Asynchronous Communication II

INF4140 - Models of concurrency

Asynchronous Communication, lecture 11

INF4140

14.11.2014



- semantics: **histories** and trace sets
- specification: **invariants** over histories
 - **global** invariants
 - **local** invariants
 - the connection between local and global histories
- example: **Coin machine**
 - the main program
 - formulating local invariants

- Analysis of **send/await** statements
- Verifying local **history invariants**
- example: **Coin Machine**
 - proving **loop invariants**
 - the **local invariant** and a **global invariant**
- example: **Mini bank**

We consider general **agent/network** systems:

- Concurrent agents:
 - with self identity
 - no variables shared between agents
 - communication by message passing
- Network:
 - no channels
 - no FIFO guarantee
 - no guarantee of successful transmission

New syntax statements for sending and receiving:

- *send statement*: **send** $B : m(e)$
means that the current agent sends message m to agent B where e is an (optional) list of actual parameters.
- *fixed receive statement*: **await** $B : m(w)$
wait for a message m from a specific agent B , and receive parameters in the variable list w . We say that the message is then **consumed**.
- *open receive statement*: **await** $X ? m(w)$
wait for a message m from any agent X and receive parameters in w (consuming the message).
The variable X will be set to the agent that sent the message.
- *choice operator* $[]$ to select between alternative statement lists, starting with receive statements.

Here m is a message name, B the name of an agent, e expressions, X and w variables.

We adapt Hoare logic to reason about local histories in an agent A :

- Introducing a **local (logical) variable** h , initialized to empty ε
 - h represents the *local* history of A
- For **send/await**-statement: define the effect on h .
 - **extending** the h with the corresponding event
- **Local reasoning**: we do not know the global invariant
 - For **await**: unknown parameter values
 - For *open receive*: unknown sender

⇒ use **non-deterministic** assignment

$$x := \mathbf{some} \quad (13)$$

where variable x may be given any (type correct) value

- each send statement **send** $B : m$ in A is treated as:

$$h := (h; A \uparrow B : m) \quad (14)$$

- each fixed receive statement **await** $B : m(\vec{x})$ in A ⁵¹ is treated as

$$w := \text{some} ; h := (h; B \downarrow A : m(\vec{x})) \quad (15)$$

the usage of $\vec{x} := \text{some}$ expresses that A may receive any values for the receive parameters

- each open receive statement **await** $X ? m(\vec{x})$ in A is treated as

$$X := \text{some} ; \text{await } X : m(\vec{x}) \quad (16)$$

where the usage of $X := \text{some}$ expresses that A may receive the message from any agent

⁵¹where \vec{x} is a sequence of variables

Non-det assignment

$$\frac{}{\{ \forall x . Q \} x := \mathbf{some} \{ Q \}} \text{ND-Assign}$$

- as said: await/send have been **expressed** by manipulating h , using non-det assignments
- ⇒ rules for await/send statements

Derived Hoare rules for send and receive

$$\frac{}{\{ Q_{h \leftarrow h; A \uparrow B : m} \} \mathbf{send} B : m \{ Q \}} \text{Send}$$

$$\frac{}{\{ \forall \vec{x} . Q_{h \leftarrow h; B \downarrow A : m(\vec{x})} \} \mathbf{await} B : m(\vec{x}) \{ Q \}} \text{Receive}_1$$

$$\frac{}{\{ \forall \vec{x}, X . Q_{h \leftarrow h; X \downarrow A : m(\vec{x})} \} \mathbf{await} X ? m(\vec{x}) \{ Q \}} \text{Receive}_2$$

- As before: A is current agent/object, h the local history
- We assume that neither B nor X occur in \vec{x} , and that \vec{x} is a list of distinct variables.
- **No shared variables.** \Rightarrow no interference, and Hoare reasoning can be done as usual in the sequential setting!
- Simplified version, if no parameters in await:

$$\frac{}{\{ Q_{h \leftarrow h; (B \downarrow A : m)} \} \mathbf{await} B : m \{ Q \}} \text{Receive}$$

Hoare rules for local reasoning

The Hoare rule for non-deterministic choice ($[]$) is

Rule for $[]$

$$\frac{\{ P_1 \} S_1 \{ Q \} \quad \{ P_2 \} S_2 \{ Q \}}{\{ P_1 \wedge P_2 \} (S_1 [] S_2) \{ Q \}} \text{Nondet}$$

Remark: We may reason similarly backwards over conditionals:⁵²

$$\frac{\{ P_1 \} S_1 \{ Q \} \quad \{ P_2 \} S_2 \{ Q \}}{\{ (b \Rightarrow P_1) \wedge (\neg b \Rightarrow P_2) \} \text{if } b \text{ then } S_1 \text{ else } S_2 \text{ fi } \{ Q \}} \text{If'}$$

⁵²We used actually a *different* formulation for the rule for conditionals. Both formulations are equivalent in the sense that (together with the other rules, in particular Consequence, one can prove the same properties.

Example: Coin machine

Consider an agent C which changes “5 krone” coins and “1 krone” coins into “10 krone” coins. It receives *five* and *one* messages and sends out *ten* messages as soon as possible, in the sense that the number of messages sent out should equal the total amount of kroner received divided by 10.

We imagine here a fixed user agent U , both producing the *five* and *one* messages and consuming the *ten* messages. The code of the agent C is given below, using b (*balance*) as a local variable initialized to 0.

Example: Coin machine (Cont)

```
1 loop
2   while b < 10
3   do
4     (await U: five; b:=b+5)
5     []
6     (await U: one; b:=b+1)
7   od;
8   send U: ten;
9   b:=b-10
10 end
```

- **choice** operator `[]`⁴⁷
 - selects 1 *enabled* branch
 - **non-deterministic** choice if both branches are enabled

⁴⁷In the literature, also `+` as notation can often be found.

Coin Machine Example: Events

$U \uparrow C : \textit{five}$ -- U sends the message "five" to C

$U \downarrow C : \textit{five}$ -- C consumes the message "five"

$U \uparrow C : \textit{one}$ -- U sends the message "one" to C

$U \downarrow C : \textit{one}$ -- C consumes the message "one"

$C \uparrow U : \textit{ten}$ -- C sends the message "ten"

$C \downarrow U : \textit{ten}$ -- U consumes the message "ten"

Invariants may refer to the **local history** h , which is the sequence of events visible to C that have occurred so far. The events visible to C are:

$U \downarrow C : \textit{five}$ -- C consumes the message "five"
 $U \downarrow C : \textit{one}$ -- C consumes the message "one"
 $C \uparrow U : \textit{ten}$ -- C sends the message "ten"

Coin machine example: Loop invariants

Loop invariant for the outer loop:

$$\text{sum}(h/\downarrow) = \text{sum}(h/\uparrow) + b \wedge 0 \leq b < 5 \quad (7)$$

where sum (the sum of values in the messages) is defined as follows:

$$\begin{aligned} \text{sum}(\varepsilon) &= 0 \\ \text{sum}(h; (... : \text{five})) &= \text{sum}(h) + 5 \\ \text{sum}(h; (... : \text{one})) &= \text{sum}(h) + 1 \\ \text{sum}(h; (... : \text{ten})) &= \text{sum}(h) + 10 \end{aligned}$$

Loop invariant for the inner loop:

$$\text{sum}(h/\downarrow) = \text{sum}(h/\uparrow) + b \wedge 0 \leq b < 15 \quad (8)$$

Inner loop

let I_i (“inner invariant”) abbreviate equation (8)

```
1  {  $I_i$  }
2  while  $b < 10$  {  $b \leq 10 \wedge I_i$  }
3  {  $(I_i \ b \leftarrow (b+5))_{h \leftarrow h; U \downarrow C: \text{five}}$   $\wedge$   $(I_i \ b \leftarrow (b+1))_{h \leftarrow h; U \downarrow C: \text{one}}$  }
4  do
5    ( await  $U: \text{five}$ ; {  $I_i \ b \leftarrow b+1$  }
6     $b := b+5$  )
7  []
8    ( await  $U: \text{one}$ ;  $b := b+1$ )
9    {  $I_i$  }
10 od;
11 {  $I_i \wedge b \geq 10$  }
12 {  $(I_o \ b \leftarrow b-10)_{h \leftarrow h; C \uparrow U: \text{ten}}$  }
13 send  $U: \text{ten}$ ;
```

Must prove the implication:

$$b < 10 \wedge I_i \Rightarrow (I_i \ b \leftarrow (b+5))_{h \leftarrow h; U \downarrow C: \text{five}} \wedge (I_i \ b \leftarrow (b+1))_{h \leftarrow h; U \downarrow C: \text{one}}$$

note: From precondition I_i for the loop, we have $I_i \wedge b \geq 10$ as the postcondition to the inner loop.

Outer loop

```
1 { Io }
2 loop
3   { Io }
4   { Ii }
5   while b < 10 { b ≤ 10 ∧ Ii }
6   { (Ii b ← (b+5))h ← h; U ↓ C: five ∧ (Ii b ← (b+1))h ← h; U ↓ C: one }
7   do
8     ( await U: five; { Ii b ← b+1 }
9     b := b+5 )
10  []
11  ( await U: one; b := b+1 )
12  { Ii }
13  od;
14  { Ii ∧ b ≥ 10 }
15  { (Io b ← b-10)h ← h; C ↑ U: ten }
16  send U: ten;
17  { Io b ← b-10 }
18  b := b-10
19  { Io }
20 end
```

Verification conditions (as usual):

- $I_o \Rightarrow I_i$, and
- $I_i \wedge b \geq 10 \Rightarrow (I_o \ b \leftarrow (b-10))_{h \leftarrow h; C \uparrow U: ten}$

For each agent (A):

- Predicate $I_A(h)$ over the local communication history (h)
- Describes interactions between A and the surrounding agents
- Must be maintained by *all* history extensions in A
- Last week: Local history invariants for the different agents may be composed, giving a global invariant

Verification idea: “induction”:

Init: Ensure that $I_A(h)$ holds **initially** (i.e., with $h = \varepsilon$)

Preservation: Ensure that $I_A(h)$ holds **after** each send/await-statement, assuming that $I_A(h)$ holds before each such statement

Local history invariant reasoning

- to prove properties of the code in agent A
- for instance: loop invariants etc
- the conditions may refer to the **local state** \vec{x} (a list of variables) and the local history h , e.g., $Q(\vec{x}, h)$.

The **local history invariant** $I_A(h)$:

- must hold immediately *after* each send/receive
- ⇒ if reasoning gives the condition $Q(v, h)$ immediately after a send or receive statement, we basically need to ensure:

$$Q(\vec{x}, h) \Rightarrow I_A(h) \tag{17}$$

- we may **assume** that the invariant is satisfied immediately *before* each send/receive point.
- we may also assume that the *last* event of h is the send/receive event.

Proving the local history invariant

- $I_A(_)$: local history invariant of A
- first conjunct $h = \dots$: specifies last communication step
- $I_A(h')$: assumption that invariant holds before the comm.-statement
- 3 communication/sync. statements: **send** $B : m(e)$, **await** $B \ m(\vec{x})$, and **await** $X \ ? \ m(\vec{x}) \Rightarrow$

3 kinds of verification conditions

$$(h = (h'; A \uparrow B : m(e)) \wedge I_A(h') \wedge Q(\vec{x}, h)) \Rightarrow I_A(h) \quad (18)$$

$$(h = (h'; B \downarrow A : m(\vec{y})) \wedge I_A(h') \wedge Q(\vec{x}, h)) \Rightarrow I_A(h) \quad (19)$$

$$(h = (h'; X \downarrow A : m(\vec{y})) \wedge I_A(h') \wedge Q(\vec{x}, h)) \Rightarrow I_A(h) \quad (20)$$

in all three cases: Q is the condition right after the send-, resp. the await-statement

Coin machine example: local history invariant

For the coin machine C , consider the local history invariant $I_C(h)$ from last week (see equation (10)):

$$I_C(h) = 0 \leq \text{sum}(h/\downarrow) - \text{sum}(h/\uparrow) < 15$$

Consider the statement **send** $U : \text{ten}$ in C

- Hoare analysis of the outer loop gave the condition $I_o \ b \leftarrow (b-10)$ immediately after the statement
- history *ends* with the event $C \uparrow U : \text{ten}$

\Rightarrow Verification condition, corresponding to equation (18):

$$h = h'; (C \uparrow U : \text{ten}) \wedge I_C(h') \wedge I_o \ b \leftarrow (b-10) \Rightarrow I_C(h) \quad (21)$$

Coin machine example: local history invariant

Expanding I_c and I_o in the VC from equation (21), and using definition of sum and using $(sum(h'/\downarrow) - sum(h'/\uparrow) = b$ in the last step

$$\begin{aligned} & h = h'; (C \uparrow U : ten) \wedge \\ & I_C(h') \wedge \\ & I_o \text{ } b \leftarrow (b-10) \\ & \Rightarrow I_C(h) \end{aligned}$$

$$\begin{aligned} & h = h'; (C \uparrow U : ten) \wedge \\ & (0 \leq sum(h'/\downarrow) - sum(h'/\uparrow) < 15) \wedge \\ & (sum(h/\downarrow) = sum(h/\uparrow) + b - 10 \wedge 0 \leq b - 10 < 5) \\ & \Rightarrow 0 \leq sum(h/\downarrow) - sum(h/\uparrow) < 15 \end{aligned}$$

$$\begin{aligned} & h = h'; (C \uparrow U : ten) \wedge \\ & (0 \leq sum(h'/\downarrow) - sum(h'/\uparrow) < 15) \wedge \\ & (sum(h'/\downarrow) = sum(h'/\uparrow) + 10 + b - 10 \wedge 0 \leq b - 10 < 5) \\ & \Rightarrow 0 \leq sum(h'/\downarrow) - sum(h'/\uparrow) - 10 < 15 \end{aligned}$$

$$(0 \leq b < 15) \wedge 0 \leq b - 10 < 5)$$

$$\Rightarrow 0 \leq b - 10 < 15$$

Correctness proofs (bottom-up):

- code
- loop invariants (Hoare analysis)
- local history invariant
- verification of local history invariant based on the Hoare analysis

Note: The `[]`-construct was useful (basically necessary) for programming service-oriented systems, and had a simple proof rule.

Example: “Mini bank” (ATM): Informal specification

Client cycle: The client C is making these messages

- put in card, give pin, give amount to withdraw, take cash, take card

Mini Bank cycle: The mini bank M is making these messages

to client: ask for pin, ask for withdrawal, give cash, return card

to central bank: request of withdrawal

Central Bank cycle: The central bank B is making these messages

to mini bank: grant a request for payment, or deny it

There may be many mini banks talking to the same central bank, and there may be many clients using each mini bank (but the mini bank must handle one client at a time).

Consider a client C , mini bank M and central bank B :

Example of successful cycle:

[$C \downarrow M : card_in(n)$, $M \uparrow C : pin$, $C \downarrow M : pin(x)$,
 $M \uparrow C : amount$, $C \downarrow M : amount(y)$, $M \uparrow B : request(n, x, y)$, $B \uparrow M : grant$,
 $M \uparrow C : cash(y)$, $M \downarrow C : card_out$]

where n is name, x pin code, and y cash amount, provided by clients.

Example of unsuccessful cycle:

[$C \downarrow M : card_in(n)$, $M \uparrow C : pin$, $C \downarrow M : pin(x)$,
 $M \uparrow C : amount$, $C \downarrow M : amount(y)$, $M \uparrow B : request(n, x, y)$, $B \uparrow M : deny$,
 $M \uparrow C : card_out$]

Notation: $A \updownarrow B : m$ denotes the sequence $A \uparrow B : m, A \downarrow B : m$

Mini bank example: Local histories (1)

From the global histories above, we may extract the corresponding local histories:

The successful cycle:

- Client: $[C \uparrow M : \text{card_in}(n), M \downarrow C : \text{pin}, C \uparrow M : \text{pin}(x), M \downarrow C : \text{amount}, C \uparrow M : \text{amount}(y), M \downarrow C : \text{cash}(y), M \downarrow C : \text{card_out}]$
- Mini Bank: $[C \downarrow M : \text{card_in}(n), M \uparrow C : \text{pin}, C \downarrow M : \text{pin}(x), M \uparrow C : \text{amount}, C \downarrow M : \text{amount}(y), M \uparrow B : \text{request}(n, x, y), B \downarrow M : \text{grant}, M \uparrow C : \text{cash}(y), M \uparrow C : \text{card_out}]$
- Central Bank: $[M \downarrow B : \text{request}(n, x, y), B \uparrow M : \text{grant}]$

The local histories may be used as guidelines when implementing the different agents.

The unsuccessful cycle:

- Client: [$C \uparrow M : card_in(n)$, $M \downarrow C : pin$, $C \uparrow M : pin(x)$,
 $M \downarrow C : amount$, $C \uparrow M : amount(y)$, $M \downarrow C : card_out$]
- Mini Bank: [$C \downarrow M : card_in(n)$, $M \uparrow C : pin$, $C \downarrow M : pin(x)$,
 $M \uparrow C : amount$, $C \downarrow M : amount(y)$, $M \uparrow B : request(n, x, y)$,
 $B \downarrow M : deny$, $M \uparrow C : card_out$]
- Central Bank: [$M \downarrow B : request(n, x, y)$, $B \uparrow M : deny$]

Note: many other executions possible, say when clients behaves differently, difficult to describe all at a global level (remember the formula of week 1).

Mini bank example: implementation of Central Bank

Sketch of simple central bank.

Program variables:

pin -- array of pin codes, indexed by client names

bal -- array of account balances, indexed by client names

X : Agent, n: Client_Name, x: Pin_Code, y: Natural

```
1 Loop
2   await X?request(n,x,y);
3   if   pin[n]=x and bal[n]>y
4   then bal[n]:=bal[n]-y;
5         send X:grant;
6   else send X:deny
7   fi
8 end
```

Note: the mini bank X may vary with each iteration.

Mini bank example: Central Bank (B)

Consider the (extended) regular expression $Cycle_B$ defined by:

$[X \downarrow B : request(n, x, y), [B \uparrow X : grant + B \uparrow X : deny] \text{ some } X, n, x, y]^*$

- with $+$ for choice, $[...]^*$ for repetition
- Defines cycles: *request* answered with either *grant* or *deny*
- notation $[regExp \text{ some } X, n, x, y]^*$ means that the values of X , n , x , and y are fixed in each cycle, but may vary from cycle to cycle.

Notation: Given an extended regular expression R .

Let $h \text{ is } R$ denote that h matches the structure described by R .

Example (for events a , b , and c):

- we have $(a; b; a; b) \text{ is } [a, b]^*$
- we have $(a; c; a; b) \text{ is } [a, [b|c]]^*$
- we do *not* have $(a; b; a) \text{ is } [a, b]^*$

Loop invariant of Central Bank (B):

Let $Cycle_B$ denote the regular expression:

$[X \downarrow B : request(n, x, y), [B \uparrow X : grant + B \uparrow X : deny] \text{ some } X, n, x, y]^*$

Loop invariant: h is $Cycle_B$

Proof of loop invariant (entry condition): Must prove that it is satisfied initially: ϵ is $Cycle_B$, which is trivial.

Proof of loop invariant (invariance):

```
loop { $h$  is  $Cycle_B$ }
  await X?request(n,x,y);
  if pin[n]=x and bal[n]>y
    then bal[n]:=bal[n]-y; send X:grant;
    else send X:deny
  fi
  { $h$  is  $Cycle_B$ }
end
```


Loop invariant of the central bank (B):

```
1 loop
2   {  $h$  is  $Cycle_B$  }
3   {  $\forall X, n, x, y$ . if  $pin[n] = x \wedge bal[n] > y$  then  $h'_1$  is  $Cycle_B$  else  $h'_2$  is  $Cycle_B$  }
4   await X?request( $n, x, y$ );
5   { if  $pin[n] = x \wedge bal[n] > y$  then  $h'_1$  is  $Cycle_B$  else  $h'_2$  is  $Cycle_B$  }
6   if   pin[ $n$ ]= $x$  and bal[ $n$ ] $>y$ 
7
8     then bal[ $n$ ]:=bal[ $n$ ]- $y$ ;
9         { ( $h; B \uparrow X : grant$ ) is  $Cycle_B$  }
10        send   X: grant;
11         { ( $h; B \uparrow X : grant$ ) is  $Cycle_B$  }
12    else
13        { ( $h; B \uparrow X : deny$ ) is  $Cycle_B$  }
14    fi
15    {  $h$  is  $Cycle_B$  }
16 end
```

$$h'_1 = h; X \downarrow B : request(n, x, y); B \uparrow X : grant$$

$$h'_2 = h; B \uparrow X : grant$$

Analogously (with *deny*) for h'_2 and h''_2

Verification condition:

h is $Cycle_B \Rightarrow \forall X, n, x, y . \text{if } pin[n] = x \wedge bal[n] > y$
 then $(h; X \downarrow B : request(n, x, y); B \uparrow X : grant)$ is $Cycle_B$
 else $(h; X \downarrow B : request(n, x, y); B \uparrow X : deny)$ is $Cycle_B$

where $Cycle_B$ is

$[X \downarrow B : request(n, x, y), [B \uparrow X : grant + B \uparrow X : deny]] \text{ some } X, n, x, y]^*$

The condition follows by the general rule (regExp R and events a and b):

$$h \text{ is } R^* \wedge (a; b) \text{ is } R \Rightarrow (h; a; b) \text{ is } R^*$$

since $(X \downarrow B : request(n, x, y); B \uparrow X : grant)$ is $Cycle_B$

and $(X \downarrow B : request(n, x, y); B \uparrow X : deny)$ is $Cycle_B$

Local history invariant for the central bank (B)

$Cycle_B$ is

$[X \downarrow B : request(n, x, y), [B \uparrow X : grant + B \uparrow X : deny] \text{ some } X, n, x, y]^*$

Define the history invariant for B by:

$$h \leq Cycle_B$$

Let $h \leq R$ denote that h is a prefix of the structure described by R .

- intuition: if $h \leq R$ we may find some extension h' such that $(h; h')$ is R
- h is $R \Rightarrow h \leq R$ (but not vice versa)
- $(h; a)$ is $R \Rightarrow h \leq R$
- Example: $(a; b; a) \leq [a, b]^*$

Central Bank: Verification of the local history invariant

$h \leq \text{Cycle}_B$

- As before, we need to ensure that the history invariant is implied after each send/receive statement.
- Here it is enough to assume the conditions after each send/receive statement in the verification of the loop invariant

This gives 2 proof conditions:

1. **after send grant/deny** (i.e. after **fi**)

$h \text{ is } \text{Cycle}_B \Rightarrow h \leq \text{Cycle}_B$ which is trivial.

2. **after await request**

if ... then $(h; B \uparrow X : \text{grant}) \text{ is } \text{Cycle}_B$ **else** $(h; B \uparrow X : \text{deny}) \text{ is } \text{Cycle}_B$
 $\Rightarrow h \leq \text{Cycle}_B$ which follows from $(h; a) \text{ is } R \Rightarrow h \leq R$.

Note: We have now proved that the implementation of B satisfies the local history invariant, $h \leq \text{Cycle}_B$.

Mini bank example: Local invariant of Client (C)

$Cycle_C$:

[$C \uparrow X : card_in(n)$
+ $X \downarrow C : pin, C \uparrow X : pin(x)$
+ $X \downarrow C : amount, C \uparrow X : amount(y')$
+ $X \downarrow C : cash(y)$
+ $X \downarrow C : card_out \text{ some } X, y, y']^*$

History invariant:

$$h_C \leq Cycle_C$$

Note: The values of C , n and x are fixed from cycle to cycle.

Note: The client is willing to receive cash and cards, and give card, at any time, and will respond to pin , and $amount$ messages from a mini bank X in a sensible way, without knowing the protocol of the particular mini bank. This is captured by $+$ for different choices.

Mini bank example: Local invariant for Mini bank (M)

$Cycle_M$:

[$C \downarrow M : card_in(n), M \uparrow C : pin, C \downarrow M : pin(x),$

$M \uparrow C : amount, C \downarrow M : amount(y),$

if $y \leq 0$ **then** ε **else**

$M \uparrow B : request(n, x, y), [B \downarrow M : deny + B \downarrow M : grant, M \uparrow C : cash(y)]$ **fi**,

$M \uparrow C : card_out$ **some** $C, n, x, y]^*$

History invariant:

$$h_M \leq Cycle_M$$

Note: communication with a fixed central bank. The client may vary with each cycle.

Mini bank example: obtaining a global invariant

Consider the parallel composition of C, B, M . Global invariant:

$$\text{legal}(H) \wedge H/\alpha_C \leq \text{Cycle}_C \wedge H/\alpha_M \leq \text{Cycle}_M \wedge H/\alpha_B \leq \text{Cycle}_B$$

Assuming no other agents, this invariant may *almost* be formulated by:

$$H \leq [C \Downarrow M : \text{card_in}(n), M \Downarrow C : \text{pin}, C \Downarrow M : \text{pin}(x),$$

$$M \Downarrow C : \text{amount}, C \Downarrow M : \text{amount}(y),$$

$$\text{if } y \leq 0 \text{ then } M \Downarrow C : \text{card_out}$$

$$\text{else } M \Downarrow B : \text{request}(n, x, y), [B \Downarrow M : \text{deny}, M \Downarrow C : \text{card_out}$$

$$+ B \Downarrow M : \text{grant}, M \Downarrow C : \text{cash}(y), [M \Downarrow C : \text{cash}(y) \ ||| \ M \Downarrow C : \text{card_out}]] \text{ fi}$$

$$\text{some } n, x, y \]^*$$

where $|||$ gives all possible interleavings. However, we have no guarantee that the cash and the card events are received by C before another cycle starts. Any next client may actually take the cash of C .

For proper clients it works OK, but improper clients may cause the Mini Bank to misbehave. Need to incorporate assumptions on the clients, or make an improved mini bank.

Improved mini bank based on a discussion of the global invariant

The analysis so far has discovered some weaknesses:

- The mini bank does not know when the client has taken his cash, and it may even start a new cycle with another client before the cash of the previous cycle is removed. This may be undesired, and we may introduce a new event, say *cash_taken* from C to M, representing the removal of cash by the client. (This will enable the mini bank to decide to take the cash back within a given amount of time.)
- A similar discussion applies to the removal of the card, and one may introduce a new event, say *card_taken* from C to M, so that the mini bank knows when a card has been removed. (This will enable the mini bank to decide to take the card back within a given amount of time.)
- A client may send improper or unexpected events. These may be lying in the network unless the mini bank receives them, and say, ignores them. For instance an old misplaced amount message may be received in (and interfere with) a later cycle. An improved mini bank could react to such message by terminating the cycle, and in between cycles it could ignore all messages (except *card_in*).

Concurrent agent systems, without network restrictions (need not be FIFO, message loss possible).

- **Histories** used for semantics, specification and reasoning
- correspondence between **global and local histories**, both ways
- parallel **composition** from local history invariants
- **extension of Hoare logic** with send/receive statements
- **avoid interference**, may reason as in the sequential setting
- **Bank example**, showing
 - global histories may be used to exemplify the system, from which we obtain local histories, from which we get useful **coding help**
 - **specification** of local history invariants
 - **verification** of local history invariants from Hoare logic + **verification conditions** (one for each send/receive statement)
 - **composition** of local history invariants to a **global invariant**

- [Andrews, 2000] Andrews, G. R. (2000).
Foundations of Multithreaded, Parallel, and Distributed Programming.
Addison-Wesley.
- [Goetz et al., 2006] Goetz, B., Peierls, T., Bloch, J., Bowbeer, J., Holmes, D., and Lea, D. (2006).
Java Concurrency in Practice.
Addison-Wesley.
- [Lea, 1999] Lea, D. (1999).
Concurrent Programming in Java: Design Principles and Patterns.
Addison-Wesley, 2d edition.
- [Magee and Kramer, 1999] Magee, J. and Kramer, J. (1999).
Concurrency: State Models and Java Programs.
Wiley & Sons.