


# Last time – Tuesday 26th of January

- Practical issues
- Learning goals
- Design project, tools and methods
- Syllabus
- Very brief introduction to various circuit building blocks (sample-and-holds, bandgap references, switched capacitor circuits, nyquist- and oversampling data converters, phase-locked loops)








### Sample and Holds (S/H) – What are the purposes?


- Mainly used in Analog-to-Digital Converters (ADC)
  - Samples analog input signal and holds value between clock cycles
  - Stable input value is required in many ADC-topologies
  - Reduces ADC-error caused by internal ADC delay variations
- Sometimes referred to as Track and Hold (T/H)
- Important parameters for S/H's
  - Hold step: Voltage error during S/H-transition
  - · Signal isolation in hold mode
  - Input signal tracking speed in sample mode
  - Droop rate in hold mode: Small change in output voltage
  - Aperture jitter: Sampling time uncertainty





### Overview of signal spectra – conceptual and physical realizations






- An anti-aliasing filter (not shown) is assumed to band limit the continous time signal, x<sub>c</sub>(t).
- DSP ("discrete-time signal processing") may be accomplished using fully digital processing or discrete-time analog circuits (ex.: SC-circ.)






# Basic S/H-topology



- Hold step:
  - Switch charge injection causes signal dependent hold step
- Aperture jitter:
  - Sampling-time variations causes signal dependent errors







## Charge injection due to channel capacitance

When  $\phi_{c\,lk}$  goes low, the channel charge of  $\,Q_1$  is equally distributed between source and drain, leaving 50% of the charge across Chld:

$$\begin{split} \Delta Q_{C_{hld}} &= \frac{Q_{CH}}{2} = \frac{C_{ox}WLV_{eff-1}}{2} \\ &V_{eff-1} = V_{GS1} - V_{tn} = V_{DD} - V_{tn} - V_{in} \\ \Delta V' &= \frac{\Delta Q_{C-hld}}{C_{hld}} = -\frac{C_{ox}WL(V_{DD} - V_{tn} - V_{in})}{2C_{hld}} \end{split} \\ V_{in} &\stackrel{Q_{1}}{\smile} V_{in} \stackrel{V}{\smile} V_{in} \stackrel{Q_{1}}{\smile} V_{in} \stackrel{Q_{1}}{\smile} V_{in} \stackrel{V}{\smile} V_{in} \stackrel{V}{\smile} V_{in} \stackrel{V}{\smile} V_{in} \stackrel{Q_{1}}{\smile} V_{in} \stackrel{V}{\smile} V_{in}$$


ΔV' is linearly related to V<sub>in</sub>, resulting in a gain error for the S/H.
 There is also a linear relationship to Vtn, which is nonlinearly related to Vin (through Vsb) resulting in distortion for the overall S/H.





## Charge injection due to the gate overlap capacitance:

$$\Delta V' \cong -\frac{C_{ox}WL_{ov}(V_{DD}-V_{SS})}{C_{hld}}$$




- (See eq. 7.8) This component is usually smaller than that due to the channel charge, and appears as an offset, since it's signal independent. Thus it may be removed in most systems.
- The clock signal should be relatively noise free, as the power-supply rejection of this S/H might be poor. (if for example clock signal comes from an inverter with common Vdd and Vss)





## Hold step reduction



#### **CMOS** transmission gate


#### **Dummy switch**

- Transmission gate reduces charge injection since the charge carriers in the NMOS and PMOS have inversed polarity -> The negative charge from the NMOS cancels the positive charge from the PMOS
  - PMOS and NMOS are however hard to match in size, reducing the benefit.
- A NMOS dummy switch (S and D short-circuited) of half channel area clocked on inverted clock may be used to absorb charge
  - Hold step reduced by approximately 80%
  - The dummy switch clock must be slightly delayed to ensure that no charge leaks through Q1 while it is still open






## Aperture jitter




- If the input voltage is lower than the capacitor voltage, V<sub>in</sub> is the source of the transistor used as a switch
- Vgs is then depending on V<sub>in</sub>. For high values of V<sub>in</sub>, the switch turns off too fast while for low values of V<sub>in</sub> it turns off too late causing distortion











## Increased speed (fig. 8.8)





- During hold mode the opamp output is tracking the input
  - Leads to increased speed
- Disadvantages in common with the previous circuit


# th














## S/H with hold step independent of input signal

(fig. 8-9)

Opamp 1

Opamp 1

Opamp 2


Opamp 2


Opamp 2


- + : Q<sub>2</sub> ground the output of OPAMP1 in hold mode, meaning that it's close to (and quickly getting to) the voltage it should have in S. mode, which improves speed.
- Preventing instability reduces speed
- · Worsened due to two opamps in the feedback loop
- More relevant information: K. R. Stafford, P. R. Gray, R. A. Blanchard: "A Complete Monolithic Sample/Hold Amplifier", IEEE Journal of Solid-State Circuits, Dec. 1974. (available from <a href="http://ieeexplore.ieee.org">http://ieeexplore.ieee.org</a>, when on UiO IP-address)











## Additional Background Litterature, S/H circuits

- A. S. Sedra, K. C. Smith: "Microelectronic Circuits", Saunders College Publishing, 1991.
- R. Gregorian, G. C. Temes: "Analog MOS Integrated Circuits for signal processing", Wiley, 1986.
- K. R. Stafford, P. R. Gray, R. A. Blanchard: "A Complete Monolithic Sample/Hold Amplifier", IEEE Journal of Solid-State Circuits, Dec. 1974.
- F. F. Kuo:"Network Analysis and Synthesis", Wiley, 1966.
- S. Soma: "Grunnbok i elektronikk", Universitetsforlaget, 1979.
- National Semiconductor: "Specifications and Architectures of Sample-and-Hold Architectures", App. Note 775, July 1992.
- S. Aunet: "BiCMOS Sample-and-Hold for Satelittkommunikasjon", hovedfagsoppgave, UiO, 1993.

3. februar 2010 23





