


Folding block with a folding rate of four



- Input-output response for the cross-coupled differential pair is shown lowermost
- Vout is low if, and only if, both V_a and V_b are low, otherwise high
- The output from a folding block is at a much higher frequency than the input signal, limiting the practical folding rate.
- Differential solutions in practice








Folding and Interpolating ADC **By introducing interpolation, the number of folding blocks is reduced** **Interpolation of the number of folding blocks is reduced** **Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding blocks is reduced** **Input capacitance is reduced (if both folding and interpolating is combined)** **Folding - Interpolation of folding interpolation of folding and interpolation of folding and interpolation of folding and interpolation of folding interpolation of f


| Resolution | Sampling rate | ENOB | Power dissip. | Supply voltage | architecture | reference |
|---------------|---------------|---------------------------|------------------|-------------------|---------------------------|---------------------------------------------------|
| 8 bit | 100 MHz | 6.5 bit@5V, 7.1 bit@8V | 1.2W@5V | 5 or 8 V | interpolating | Steyaert , Roovers, Craninckx, CICC 1993 |
| 5 bit | 5 GHz | 4 bit at 5GHz | 113 mW@1V | 1 V | interpolating | Wang, Liu, VLSI-DAT '2007 |
| 6 bit | 200 MHz | 5.35 bit | 35 mW@3.3V | 3.3V | folding and interpolating | Yin, Wang, Liu, ICSICT, 2008 |
| 6 bit | 200 MHz | 5.5 bit | 78.8 mW@2.5V | 2.5V | folding and interpolating | Silva, Fernandes, ISCAS, 2003 |
| 16. mars 2010 | | | | | | 1 |


Oversampling converters (chapter 14 in "J & M") • For high resolution, low-to-medium-speed applications like for example digital audio • Relaxes requirements placed on analog circuitry, including matching tolerances and amplifier gains • Simplify requirements placed on the analog antialiasing filters for A/D converters and smoothing filters for D/A converters. • Sample-and-Hold is usually not required on the input • Extra bits of resolution can be extracted from converters that samples much faster than the Nyquist-rate. Extra resolution can be obtained with lower oversampling rates by exploiting noise shaping

















SNR_{max} = 10 los
$$\left(\frac{P_{s}}{P_{c}}\right)$$
 N $P_{s} = \frac{\Delta^{2} 2^{2N}}{8}$ N $P_{c} = \frac{\Delta^{2}}{12} \frac{1}{us_{R}}$

SNR_{max} = 10 los $\left(\frac{A^{2} 2^{2N}}{A^{2} - 1}\right)^{2N} = 10 los \left(\frac{A^{2} 2^{2N}}{A^{2} - 1}\right)^{2N} = 10 los \frac{3}{2} 2^{2N} cosR$

= 10 los $\frac{3}{2} \cdot 2^{2N} + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los $\frac{3}{2} \cdot 4 + 10 los cosR$
= 10 los \frac







Advantages of 1-bit A/D converters (p.537 in "J&M")

- Oversampling improves signal-to-noise ratio, but not linearity
- Ex.: 12-bit converter with oversampling needs component accuracy to match better than 16-bit accuracy if a 16-bit linear converter is desired
- Advantage of 1-bit D/A is that it is inherently linear. Two points define a straight line, so no laser trimming or calibration is required
- Many audio converters presently use 1-bit converters for realizing 16- to 18-bit linear converters (with noise shaping).





Problems with some 1-bit converters ((?))

Why 1-Bit Sigma-Delta Conversion is Unsuitable for High-Quality Applications

Stanley P. Lipshitz and John Vanderkooy Audio Research Group, University of Waterloo Waterloo, Ontario N2L 3G1, Canada

ABSTRACT

ABSTRACT
Single-stage, 1-bit sigma-delta converters are in principle imperfectible. We prove this fact. The reason, simply stated, is that, when properly dithered, they are in constant overload. Prevention of overload allows only partial dithering to be performed. The consequence is that distortion, limit cycles, instability, and noise modulation can never be totally avoided. We demonstrate these effects, and using coherent averaging techniques, are able to display the consequent profusion of nonlinear artefacts which are usually hidden in the noise floor. Recording, editing, storage, or conversion systems using single-stage. 1-bit sigma-delta modulators, are thus initial to audio of the highest quality. In contrast, multi-bit sigma-delta converters, which output linear PCM code, are in principle infinitely perfectible. (Hen, multi-bit refers to a least two bits in the converter). They can be converted withered to infinitely perfectible. (Here, multi-bit refers to at least two bits in the converter.) They can be properly dithered so as to guarantee the absence of all distortion, limit cycles, and noise modulation. The audio industry is misguided if it adopts 1-bit signan-delta conversion as the basis for any high-quality processing, archiving, or distribution format to replace multi-bit, linear PCM.



Audio Engineering Society

Convention Paper 5395

Presented at the 110th Convention 2001 May 12–15 Amsterdam, The Netherlands





Oversampling with noise shaping (14.2)

- Oversampling combined with noise shaping can give much more dramatic improvement in dynamic range each time the sampling frequency is doubled.
- The sigma delta modulator converts the analog signal into a noise-shaped low-resolution digital signal.

The decimator converts to a high resolution digital signal

Analog

Sampleandfilter

Analog

Digital

OSR
filter

Digital


Decimation filter


Digital

Fig. 14.5 Block diagram of an oversampling A/D converter.










Ex. 14.5

- Given that a 1-bit A/D converter has a 6 dB SNR, which sample rate is required to obtain a 96-dB SNR (or 16 bits) if f₀ = 25 kHz for straight oversampling as well as first-and second-order noise shaping?
- Oversampling with no noise shaping: From ex. 14.3 we know that straight oversampling requires a sampling rate of 54 THz.
- (6.02N+1.76+10 log (OSR) = 96 <-> 6 + 10 log OSR = 96) <-> 10 log OSR = 90






Ex. 14.5 SNR_{max} = $6.02N + 1.76 - 5.17 + 30 \log(OSR)$ We see here that doubling the OSR gives an SNR improvement for a first-order modulator of 9 dB or, equivalently, a gain of 1.5 bits/octave. This result should be compared to the 0.5 bits/octave when oversampling with 1st order noise shaping: • Oversampling with 1st order noise shaping: • $6 - 5.17 + 30 \log(OSR) = 96$ • $30\log(OSR) = 96 - 6 + 5.17 = 95.17$ A doubling of the OSR gives an SNR improvement of 9 dB / octave for a 1st order modulator; 95.17 / 9 = 10.57 $2^{10.56}$ x 2^*25 kHz = 75.48 MHz OR: $\log(OSR) = 95.17/30 = 3.17 \rightarrow OSR = 1509.6$ 1509.6 * $(2^*25kHz) = 75.48$ MHz



Ex. 14.5 "point":



- 2 X increase in M → (6L+3)dB or (L+0.5) bit increase in DR.
- L: sigma-delta order
- 6 db Quantizer, for 96 dB SNR:
- Plain oversampling: f_s=54 **GHz**
- 1st order : f_s=75.48 MHz
- 2nd order: f_s= 5.81 MHz
- Exam problem (INF4420) below

3 a) (Weight 10 %)

16. mars 2010

A sampled signal is bandlimited to $f_0 = 22$ kHz.What is the sampling frequency, f_s , for an oversampling ratio ("OSR") of 128° . A 1-bit analog-to-digital converter ("ADC") has an inherent 6-dB SNR. Which maximum SNR is acquired by combining it with strict oversampling and an OSR of 128, if no noise shaping is used? What is the maximum SNR in the similar case exploiting 2^{**0} order noise shaping? If a 1-bit ADC using 3^{**0} order noise shaping has a maximum SNR of 125 dB for an OSR of 128, what is the expected maximum SNR if the OSR is reduced to 32?

Sigma Delta converters, ISSCC 2008

• ISSCC-Foremost global forum

• "CT": continous time

, A. Bandyopadhyay, B. Adams, K. Sweetland, P. Baginski vious, Wilmington, MA

mutil-bit audio DAC in a 0.18ym GMOS process uses a three-level DEM schieme and n ISI-free output stage to achieve 1084B SNR while consuming a total of 1.1mW per hannel from a 1.6V supply.

(CORDIN UNIVERSITY), OFFUR, NO. 1997.

A roudio LT modulator is realized in a standard 0.16 jum CMOS process, exploiting the possibility of substituting a class-C inverse for an OTA. The measurement results from the lathicated city demonstrate follo SIMID, 6486 SIMI, and 6556 DRI for a 20MHz signal bandwidth. The chip consumes 35gW from a 0.7V supply.

27.3 An Inverter-Based Hybrid ΔΣ Modulator

A hybrid A.T. modulator with 1⁴⁰-order analog filter, 5b quartizer, 2⁴⁴-order digital filter, 1b quantizer, and 1b DAE is presented. The active circuity is implemented acidely with inverter circuits and standard digital cells: The 65mm GMOS mediulator achieves a posis SNR of 77dB in 2008Hz. Power consumption is 950yW at 1.2V and the area is

P. Malla¹², H. Lakdawala², K. Kornepay³, K. Soumyanath² Intel, Hillaboro, OR Cornell University, Ithaca, NY Georgia Institute of Technology, Atlanta, GA

use misses w Venturous, annue, annue,

27.6 A 100mW 10MH2-RW CT AS Modulator with 87dB DR and -91dBc IMC


27.7 A 65nm CMOS CT $\Delta\Sigma$ Modulator with 91d8 DR and 6MHz 8W Auto-Tuned by Pulse injection

A CT $\Delta\Sigma$ ADC for Voice Coding with 92dB DR in 45nm CMOS

rrer, F. Kuttner, A. Santner, C. Kropf, T. Puaschitz, T. Hartig on, Villach, Austria







Additional litterature

- Stanley P. Lipshitz, John Vanderkooy: Why 1-bit Sigma Delta Conversion is Unsuitable for High Quality Applications, Journal of the audio engineering society, 2001.
- Y. Chiu, B. Nicolic, P. R. Gray: Scaling of Analog-to-Digital Converters into Ultra-Deep-Submicron CMOS, Proceedings of Custom Integrated Circuits Conference, 2005.
- Richard Hagelauer, Frank Oehler, Gunther Rohmer, Josef Sauerer, Dieter Seitzer: A GigaSample/Second 5-b ADC with On-Chip Track-And-Hold Based on an Industrial 1 um GaAs MESFET E/D Process, IEEE Journal of Solid-State Circuits ("JSSC"), October 1992.
- Walt Kester: Which ADC Architecture is right for your application?, Analog Dialogue, Analog Devices, 2005.
- Richard Lyons, Randy Yates: "Reducing ADC Quantization Noise", MicroWaves & RF, 2005
- Sangil Park: "Principles of sigma-delta modulators for analog to digital converters", Motorola
- B. E. Boser, B. A. Wooley: "The design of sigma delta modulation analog to digital converters, IEEE JSSC, 1988.
- John P. Bentley: Principles of Measurement Systems, 2nd ed., Bentley, 1989.
- Lecture Notes, University of California, Berkeley,
 EE247 Analog Digital Interface Integrated Circuits, Fall 07;http://inst.eecs.berkeley.edu/~ee247/fa07/






Next Time, 23/3-10:

- More from Chapter 14; Oversampling Converters (14.2, 14.3, 14.4, 14.5, 14.7)
- Beginning of chapter 16; Phase-Locked Loops (16.1)







"Nifty Gadget" page 3 and 4

6 References

What is the background reading list? Where is the related work? Where is the prior work? Where can I find important material?

Appendix A

Appendix B

A thesis should discuss the following topics:

• Problem/Hypothesis

Choice of an adequate method with respect to the purpose and problem/hypothesis

Common errors

An inappropriate method is used, for example due to lack of knowledge about different methods; erroneous use of chosen method.

Conclusion

Common errors
The conclusions are too far reaching with respect to the achieved results; the conclusions do not correspond with the purpose.

Home Page for the Department of Applied Electronics

39



