

UiO • **Department of Informatics**
University of Oslo

INF4420

Sample and Hold

Jørgen Andreas Michaelsen
Spring 2013



1 / 28

UiO • **Department of Informatics**
University of Oslo

Outline

- Sample and hold basics
- Non-ideal behavior
- Sample and hold circuits

Spring 2013

Sample and hold

2

2 / 28

Introduction

- Take a “snapshot” of the input signal at an instant (sampling)
- Need “memory” to keep the signal value
- We know how to store digital values (latches and flip-flops)
- Capacitor as a memory element


Spring 2013

Sample and hold

3

3 / 28

Introduction



- Signal, $x(t)$, sampled at discrete time points, nT .


Spring 2013

Sample and hold

4

4 / 28

Introduction



Spring 2013


Sample and hold

5

5 / 28

Basic circuit

- Sample and hold vs. track and hold



Spring 2013

Sample and hold

6

6 / 28

Sample and hold

Typically used to hold the input constant while converting from analog to digital.


Limits performance, imperfections add directly to the input signal.

In a later lecture we will see how sampling affects the signal.

Non-ideal behaviour

- Hold step (signal dependence)
- Coupling from output to sampled signal
- Finite speed
- Droop
- Aperture jitter
- Noise ...

Finite speed



Spring 2013



Sample and hold

9

9 / 28

Finite speed

$$R = \frac{1}{\beta(V_{GS} - V_{tn})}$$




Spring 2013

Sample and hold

10

10 / 28

Settling time



$$t_s = \tau \ln \frac{1}{\epsilon}$$

Spring 2013



Sample and hold

11

11 / 28

Charge injection

- Switch transistor has *channel charge* when "on"
- Charge flows out of the channel when the transistor turns off
- Assume half the charge to source and half to drain. (Depends ...)



$$Q_{ch} = WLC_{ox}(V_{dd} - V_{in} - V_{TH})$$

$$\Delta V \approx \frac{Q_{ch}}{2C_H}$$

Spring 2013



Sample and hold

12

12 / 28

Charge injection

- Why is charge injection a problem?
- Depends on V_{in} and V_{th} .
- To make matters worse: V_{th} depends on V_{in} .
- Try to eliminate charge injection.



Spring 2013


Sample and hold

13

13 / 28

Clock feedthrough

- Overlap capacitance
- $$\Delta V = -\frac{C_{ox}WL_{ov}V_{dd}}{C_H}$$
- Constant, depends on clock voltage only
- Clock may have noise ...




Spring 2013

Sample and hold

14

14 / 28

Jitter



Spring 2013

Sample and hold

15

15 / 28

Closed loop S/H

Generic solution to mitigate non-ideal properties

➡ Gain + Negative feedback

Spring 2013


Sample and hold

16

16 / 28

A better (?) S/H

- Switch configures circuit in two states. Analyze separately



Spring 2013


Sample and hold

17

17 / 28

A better (?) S/H

- Eliminates non-linearity of output buffer +
- High input impedance +
- Open loop opamp when switch is open -
- Stability -
- Can add switches to make sure the opamp is closed loop when holding




Spring 2013

Sample and hold

18

18 / 28

A better S/H



- No signal dependent charge injection +
- No signal dependent clock jitter +
- Stability (worse than before) -

Spring 2013


Sample and hold

19

19 / 28

Inverting T/H

Lowpass in track mode and signal independent charge



Spring 2013


Sample and hold

20

20 / 28

Non-inverting with cancelation

Charge injection from $Q_1 \approx Q_2$.




Spring 2013

Sample and hold

21

21 / 28

Miller hold capacitance



Tracking: $C_1 + C_2$

Holding: $(1 + A) \frac{C_1 C_2}{C_1 + C_2}$

Spring 2013


Sample and hold

22

22 / 28

Switched capacitor (SC) S/H

Two non-overlapping clock phases, ϕ_1 and ϕ_2 .



Spring 2013


Sample and hold

23

23 / 28

Recycling S/H

Adds buffering



Spring 2013

Sample and hold


24

24 / 28

SC S/H with lowpass filtering

C_2 averages the charge from C_1 .

$$f_c = \frac{1}{2\pi} \frac{C_1}{C_2} f_{\text{clk}}$$



Spring 2013



Sample and hold

25

25 / 28

Bottom plate sampling

ϕ_{1a} turns off slightly before ϕ_1 , injecting a constant charge. Signal dependent charge from ϕ_1 does not enter C_H because there is no path to ground.




Spring 2013

Sample and hold

26

26 / 28

High speed bipolar T/H



380

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 2, FEBRUARY 2010

A 40 Gs/s Time Interleaved ADC Using SiGe BiCMOS Technology

Michael Chu, *Member, IEEE*, Philip Jacob, *Student Member, IEEE*, Jin-Woo Kim, Mitchell R. LeRoy, *Associate Member, IEEE*, Russell P. Kraft, and John F. McDonald, *Senior Member, IEEE*

Spring 2013

Sample and hold

27

27 / 28

Fully differential sample and hold

- “Real” S/Hs are fully differential
- We can modify many of the S/H discussed today to become fully differential

Spring 2013

Sample and hold

28

28 / 28