

Intel IA32 OS Support

Tore Larsen
University of Tromsø
University of Oslo

27.08.03

DRAFT

1

Areas of Support

- Kernel support
 - now
- Interrupt support
 - now
- Virtual memory support
 - MOS Chapter Four
- Cache support
- I/O support
 - MOS Chapter Five
- Multiprocessor support
 - MOS Chapter Eight

27.08.03

DRAFT

2

Kernel support

- Four privilege levels
- Privileged instructions
- Privileged registers
 - Flag register, EFLAG
 - Processor state indicator bits
 - Control registers
 - CR0 System control flags
 - CR2 Page fault linear address
 - CR3 Page directory base
 - CR4 Extensions
 - Instruction pointer register, EIP

27.08.03

DRAFT

3

Interrupt support

- Separate slides; for now at least

27.08.03

DRAFT

4

Virtual memory support

- Segmentation and paging
- Basic flat memory model
 - Contiguous unsegmented address space
 - Set up (at least) one code and one data segment that both map entire address space
- Protected flat memory model
 - As above except segment limits set to match physical memory present
- Multi segment model
 - Each process is given its own table of segment descriptors and its own segments
- Works intimately with privilege level and access control
- *Let's skip the grimy details for now*

27.08.03

DRAFT

5

Virtual memory support ii

- Segment registers contain segment selectors (14 bit)
- Segment selectors index into one of two (GDT/LDT) descriptor tables, containing segment descriptors
- Segment descriptors contain page directory base address and limit, ++

27.08.03

DRAFT

6

Cache support

- Cache policy set through CD and NW bits in CR3 (bits 4 and 3)
 - Write back
 - Write through
 - Cache disabled
- INVD, Invalidate internal caches
- WBINVD, Write back, and invalidate internal caches

27.08.03

DRAFT

7

I/O support

- Later

27.08.03

DRAFT

8

Multiprocessor support

- Lock
- BTS, Bit test and set
- BTR, Bit test and reset