
I/O Devices

22/10-2003


Pål Halvorsen

(including slides from Tore Larsen, Kai Li, and Andrew S. Tanenbaum)



Today we talk about I/O

- · characteristics
- interconnection
- devices & controllers (disks will be lectured in detail later)
- · data transfers
- I/O software
- buffering
- ...



I/O Devices

- Keyboard, mouse, microphone, joystick, magnetic-card reader, graphic-tablet, scanner, video/photo camera, loudspeaker, microphone, scanner, printer, display, display-wall, network card, DVD, disk, floppy, wind-sensor, etc. etc.
- · Large diversity:
 - many, widely differing device types
 - devices within each type also differs
- Speed:
 - varying, often slow access & transfer compared to CPU
 - some device-types require very fast access & transfer (e.g., graphic display, high-speed networks)
- Access:
 - sequential vs. random
 - read, write, read & write
- ...
- Expect to see new types of I/O devices, and new application of old types

I/O Devices


- Block devices: store information in fixed-size blocks, each one with its own address
 - common block sizes: 512 B 64 KB
 - addressable
 - it is possible to read or write each block independently of all others
 - e.g., disks, floppy, tape, CD, DVD, ...
- Character devices: delivers or accepts a stream of characters, without regard to any block structure
 - it is not addressable and does not have any seek operation
 - e.g., keyboards, mice, terminals, line printers, network interfaces, and most other devices that are not disk-like...
- Does all devices fit in?
 - clocks and timers
 - memory-mapped screens


Device Controllers


- · Piece of HW that controls one or more devices
- Location
 - integrated on the host motherboard
 - PC-card (e.g., PCI)
 - embedded in the device itself (e.g., disks often have additional embedded controllers)

Four Basic Questions

- How are devices connected to CPU/memory?
- How are device controller registers accessed & protected?
- How are data transmissions controlled?
- Synchronization: interrupts versus polling?







Four Basic Questions

- How are devices connected to CPU/memory?
- How are device controller registers accessed & protected?
- How are data transmissions controlled?
- Synchronization: interrupts versus polling?

Accessing Device Controller Registers

- To communicate with the CPU, each controller have a few registers where operations are specified
- · Additionally, some devices need a memory buffer
- Two alternatives: port I/O and memory mapped I/O

Port I /O

Devices registers mapped onto "ports";
 a separate address space



- Use special I/O instructions to read/write ports
- Protected by making I/O instructions available only in kernel/supervisor mode
- Used for example by IBM 360 and successors

Memory Mapped I/ O

Device registers mapped into regular address space



- Use regular move (assignment) instructions to read/ write registers
- Use memory protection mechanism to protect device registers
- Used for example by PDP-11

Memory Mapped I/O vs. Port I/O


- · Ports:
 - special I/O instructions are CPU dependent
- Memory mapped:
 - + memory protection mechanism allows greater flexibility than protected instructions
 - + may use all memory reference instructions for I/O
 - cannot cache device registers (must be able to selectively disable caching)
 - I/O devices do not see the memory address how to route only the right memory address onto slower peripheral buses (may initiate bridge at setup time to transfer required address areas)
- Intel Pentium use a hybrid
 - address 640K to 1M is used for memory mapped I/O data buffers
 - I/O ports 0 to 64K is used for device control registers


Four Basic Questions

- How are devices connected to CPU/memory?
- How are device controller registers accessed & protected?
- How are data transmissions controlled?
- Synchronization: interrupts versus polling?

Performing I/O Data Transmissions

- Programmed I/O (PIO)
 - the CPU handles the transfers
 - transfers data between registers and device
- Interrupt driven I/O
 - use CPU to transfer data, but let an I/O module run concurrently
- Direct Memory Access (DMA)
 - an adaptor accesses main memory
 - transfers blocks of data between memory and device
- Channel
 - simple specialized peripheral processor dedicated to I/O
 - handles most transmission, but less control
 - shared memory. No private memory.
- Peripheral Processor (PPU)
 - general processor dedicated to I/O control and transmissior
 - shared and private memory. (CDC 6600, 1964)






PIO Output Device


- · Device
 - Data registers
 - Status registers (ready, busy, ...)
- · Perform an output
 - Polls the busy bit
 - Writes the data to data register(s)
 - Controller sets busy bit and transfers data
 - Clear busy bit
- Writing string to printer:

```
copy_from_user(buffer, p, count);
for (i = 0; i < count; i++) {
    while (*printer_status_reg != READY);
    *printer_data_register = p[i];
}
return_to_user();
/* p is the kernel bufer */
/* loop on every character */
/* loop until ready */
/* output one character */</pre>
```

Interrupt-Driven I/O

- Writing a string to the printer using interruptdriven I/O
 - a) code executed when print system call is made
 - b) interrupt service procedure





PIO vs. DMA

- DMA:
 - + supports large transfers, latency of requiring bus is amortized over hundreds/thousands of bytes
 - may be expensive for small transfers
 - overhead to handle virtual memory and cache consistence
 - o is common practice
- PIO:
 - uses the CPU
 - loads data into registers and cache
 - + potentially faster for small transfers with carefully designed software

Four Basic Questions

- How are devices connected to CPU/memory?
- How are device controller registers accessed & protected?
- How are data transmissions controlled?
- Synchronization: interrupts versus polling?

Synchronization: interrupts vs. polling

• Polling:


- processor polls the device while waiting for I/O to complete
- wastes cycles inefficient


Interrupt:

- device asserts interrupt when I/O completed
- frees processor to move on to other tasks
- interrupt processing is costly and introduces latency penalty

Possible strategy:

apply interrupts, but reduce interrupts frequency through careful driver/controller interaction





Interrupts Revisited

- · Steps performed
 - Check that interrupts are enabled, and check that no other interrupt is being processed, no interrupt pending, and no higher priority simultaneous interrupt
 - 2. Interrupt controller puts a index number identifying the device on the address lines and asserts CPUs interrupt signal
 - 3. Save registers not already saved by interrupt hardware
 - 4. Set up context for interrupt service procedure
 - 5. Set up stack for interrupt service procedure
 - 6. Acknowledge interrupt controller, re-enable interrupts
 - 7. Copy registers from where saved (stack)
 - 8. Run service procedure
 - 9. Set up MMU context for process to run next
 - 10. Load new process' registers
 - 11. Start running the new process
- Details of interrupt handling varies among different processors/computers

Device Driver Design Issues

- · Operating system and driver communication
 - Commands and data between OS and device drivers
- Driver and hardware communication
 - Commands and data between driver and hardware
- Driver operations
 - Initialize devices
 - Interpreting commands from OS
 - Schedule multiple outstanding requests
 - Manage data transfers
 - Accept and process interrupts
 - Maintain the integrity of driver and kernel data structures

Device Driver Interface

- Open(deviceNumber)
 - Initialization and allocate resources (buffers)
- Close(deviceNumber)
 - Cleanup, deallocate, and possibly turnoff
- Device driver types
 - Block: fixed sized block data transfer
 - Character: variable sized data transfer
 - Terminal: character driver with terminal control
 - Network: streams for networking

Device Driver Interface

- Block devices:
 - read(deviceNumber, deviceAddr, bufferAddr)
 - transfer a block of data from "deviceAddr" to "bufferAddr"
 - write(deviceNumber, deviceAddr, bufferAddr)
 - transfer a block of data from "bufferAddr" to "deviceAddr"
 - seek(deviceNumber, deviceAddress)
 - · move the head to the correct position
 - · usually not necessary
- Character devices:
 - read(deviceNumber, bufferAddr, size)
 - reads "size" bytes from a byte stream device to "bufferAddr"
 - write(deviceNumber, bufferAddr, size)
 - write "size" bytes from "bufferSize" to a byte stream device

Some Unix Device Driver Interface Entry Points

- init(): Initialize hardware
- start(): Boot time initialization (require system services)
- · open(dev, flag, id): initialization for read or write
- close/release(dev, flag, id): release resources after read and write
- · halt(): call before the system is shutdown
- intr(vector): called by the kernel on a hardware interrupt
- read()/write(): data transfer
- poll(pri): called by the kernel 25 to 100 times a second
- · ioctl(dev, cmd, arg, mode): special request processing

Device-Independent I/O Software

• Functions of the device-independent I/O software:

Uniform interfacing for device drivers

Buffering

Error reporting

Allocating and releasing dedicate devices

Providing a device-independent block size

...


Why Buffering

- · Speed mismatch between the producer and consumer
 - Character device and block device, for example
- Adapt different data transfer sizes
 - Packets vs. streams
- Support copy semantics
- Deal with address translation
 - I/O devices see physical memory, but programs use virtual memory
- Spooling
 - Avoid deadlock problems
- Caching
 - Avoid I/O operations

Buffering

- a) No buffer
 - interrupt per character/block
- b) User buffering
 - user blocks until buffer full or I/O complete
 - paging problems!?

- c) Kernel buffer, copying to user
 - what if buffer is full/busy when new data arrives?
- d) Double kernel buffering
 - alternate buffers, read from one, write to the other



Detailed Steps of Blocked Read

- 1. A process issues a read call which executes a system call
- 2. System call code checks for correctness and cache
- 3. If it needs to perform I/O, it will issues a device driver call
- 4. Device driver allocates a buffer for read and schedules I/O
- 5. Controller performs DMA data transfer, blocks the process
- 6. Device generates an interrupt on completion
- 7. Interrupt handler stores any data and notifies completion
- 8. Move data from kernel buffer to user buffer and wakeup blocked process
- 9. User process continues

Asynchronous I/O

- Why do we want asynchronous I/O?
 - Life is simple if all I/O is synchronous
- How to implement asynchronous I/O?
 - On a read
 - copy data from a system buffer if the data is there
 - otherwise, block the current process
 - On a write
 - copy to a system buffer, initiate the write and return

Summary


- A large fraction of the OS is concerned with I/O
- Several ways to do I/O
- · Several layers of software



Example: Clocks 🙆



- Old, simple clocks used power lines and caused an interrupt at every voltage pulse (50 - 60 Hz)
- New clocks use
 - quartz crystal oscillators generating periodic signals at a very high frequency
 - counter which is decremented each pulse if zero, it causes an interrupt
 - register to load the counter



- May have several outputs
- Different modes
 - One-shot: counter is restored only by software
 - Square–wave: counter is reset immediately (e.g., for clock ticks)



Examples: Clocks 😃



- HW only generates clock interrupts
- · It is up to the clock software to make use of this
 - Maintaining time-of-day
 - Preventing processes from running longer than allowed
 - Accounting for CPU usage
 - Handling ALARM system call
 - Providing watchdog timers
 - Doing profiling, monitoring, and statistics gathering

