
Address Translation


Tore Larsen Material developed by: Kai Li, Princeton University


Why Virtual Memory?


- Use secondary storage
 - Extend expensive DRAM with reasonable performance
- Provide Protection
 - Programs do not step over each other, communicate with each other require explicit IPC operations
- Convenience
 - Flat address space and programs have the same view of the world





Goals of Translation · Implicit translation for Registers each memory reference • A hit should be very fast Cache(s) 10x • Trigger an exception on a miss • Protected from user's DRAM 100x faults paging 10Mx Disk













How Many PTEs Do We Need?

- Worst case for 32-bit address machine
 - # of processes \times 2²⁰ (if page size is 4096 bytes)
- What about 64-bit address machine?
 - # of processes \times 2^{52}





Bits in A TLB Entry

- Common (necessary) bits
 - Virtual page number: match with the virtual address
 - Physical page number: translated address
 - Valid
 - Access bits: kernel and user (nil, read, write)
- Optional (useful) bits
 - Process tag
 - Reference
 - Modify
 - Cacheable

Software-Controlled TLB

- On a miss in TLB
 - Write back if there is no free entry
 - Check if the page containing the PTE is in memory
 - If no, perform page fault handling
 - Load the PTE into the TLB
 - Restart the faulting instruction
- On a hit in TLB, the hardware checks valid bit
 - If valid, pointer to page frame in memory
 - If invalid, the hardware generates a page fault
 - · Perform page fault handling
 - · Restart the faulting instruction

Hardware-Controlled TLB

- · On a TLB miss
 - Hardware loads the PTE into the TLB
 - Need to write back if there is no free entry
 - Generate a fault if the page containing the PTE is invalid
 - VM software performs fault handling
 - Restart the CPU
- On a TLB hit, hardware checks the valid bit
 - If valid, pointer to page frame in memory
 - If invalid, the hardware generates a page fault
 - Perform page fault handling
 - · Restart the faulting instruction

Hardware vs. Software Controlled

- · Hardware approach
 - Efficient
 - Inflexible
 - Need more space for page table
- · Software approach
 - Flexible
 - Software can do mappings by hashing
 - $PP# \rightarrow (Pid, VP#)$
 - (Pid, VP#) \rightarrow PP#
 - Can deal with large virtual address space

Cache vs. TLB

- · Similarity
 - Both cache a portion of memory
 - Both write back on a miss
- Differences
 - TLB is usually fully set-associative
 - Cache can be direct-mapped
 - TLB does not deal with consistency with memory
 - TLB can be controlled by software
- Combine L1 cache with TLB
 - Virtually addressed cache
 - Why wouldn't everyone use virtually addressed cache?

Consistency Issue

- Snoopy cache protocols can maintain consistency with DRAM, even when DMA happens
- No hardware maintains consistency between DRAM and TLBs: you need to flush related TLBs whenever changing a page table entry in memory
- On multiprocessors, when you modify a page table entry, you need to do "TLB shootdown" to flush all related TLB entries on all processors

Issues

- What TLB entry to be replaced?
 - Random
 - Pseudo LRU
- What happens on a context switch?
 - Process tag: change TLB registers and process register
 - No process tag: Invalidate the entire TLB contents
- What happens when changing a page table entry?
 - Change the entry in memory
 - Invalidate the TLB entry