# Introduction to Model Checking

### Shiva Nejati Simula Research Lab

March 21, 2011

## Temporal Logic Model Checking

→ Model checking is an automatic verification technique for finite state concurrent systems

→ Developed independently by Clarke and Emerson and by Queille and Sifakis in early 1980's

→ Specifications are written in propositional temporal logic (Pnueli 77)

→ Verification is an intelligent exhaustive search of the state space of the design

## Advantages of Model Checking

- → No proofs!
  - algorithmic rather than deductive
- → Fast
  - Compared to other rigorous methods such as theorem proving
- → Diagnostic counterexamples

 $\rightarrow$  No problem with partial specification

→ Logics can easily express many concurrency properties

## Model Checking vs Testing

### $\rightarrow$ Testing

- ➡ Checks only some of the system executions
- ⇒ May miss errors, but scales better to larger systems

### → Model Checking

- Exhaustively explores all executions in a systematic way
- Reports diagnostic counterexamples
- does not scale to large systems
  - > state explosion problem





## Finite State Design



State transition graph describes the system evolving over time





## System Properties

→ The oven does not heat up until the door is closed

Not heat\_up holds until door\_closed

→ (¬ heat\_up) U door\_closed

## Properties in Temporal Logic

→ Express properties of event orderings in time → Mutual exclusion

always ¬(proc1  $\land$  proc2)

➡ Non starvation

always (request  $\Rightarrow$  eventually granted)

⇒ Sanity check

eventually request

➡ Communication protocols

¬get-message until send-message

⇒ Fairness

always eventually control-granted

## LTL - Linear Time Logic (Pn 77)

#### → Determines patterns of infinite traces

Every moment has a unique successor

- > The symbol 'p' is an atomic proposition, e.g., "Device Enabled"
- > F p p holds sometime in the future



### CTL - Computational Tree Logic (CES 83)

- → Determines patterns of infinite trees
  - ⇒ Every moment has several successors



• AX f, A(f U g), AG f , AF f

#### Existential formulas:

• EX f, E(fUg), EG f , EF f





Monday, March 21, 2011





## Model Checking Algorithm



(- heat\_up) U door\_closed

## Model Checking Algorithm (CTL)

### → Receive:

Sinite state Design

Semporal logic formula  $\varphi$ 

→Assumptions:

**Second Second Second Processes** 

Each having a finite number of finite-valued variables

Sinite length of a CTL formula

### →Algorithm:

Label states of *K* with subformulas of that φ are satisfied there and working outwards towards φ.
 Output states labeled with φ

### **Example:** EX AG $(p \rightarrow E[p \cup q])$

## MC Algorithm (CTL) (Cnt'd)

#### **ΕΧ** *φ*

Label any state with EX φ if any of its successors are labeled with φ



AF  $\varphi$ 

**♦**Repeat:

label any state with  $AF\phi$ 

if all of its successors

are labeled with  $AF\phi$ 

until there is no change







### Counterexamples





Counterexample

Monday, March 21, 2011

### Counterexamples





Counterexample

## Main Disadvantages of Model Checking

→ Proving a program does not help you understand it!

 $\rightarrow$  Temporal logic specifications are ugly

> Depends on who is to write them

→ Writing specification is hard
 → True, but perhaps partially a matter of education

→ State explosion is a major problem
Model checking may not scale!



## State Explosion problem

### $\rightarrow$ 2-bit counter



- $\rightarrow$  n-bit counter
  - ⇒ 2^n states
- → Parallel composition of processes
  - m processes, each having n states
    - > #states of the composition = n^m

### Some Remedies

- → Symbolic Model Checking (McMillan 92)
  - Symbolic representations for state transition systems
    - > using BDDs (Binary Decision Diagrams)
    - > scales to 10^20 states
- → Partial State Reduction (Godefroid 90)
  - Avoid checking different inter-leavings of independent actions
    - > Asynchronous systems, 'a' and 'b' are independent actions



> Implemented in Gerard Holzmann's SPIN

### Some Remedies (Cnt'd)

### → Bounded Model Checking (Biere et. al. 99)

- Translate the model and the specification into a propositional formula
  - > Use fast SAT solvers to check satisfiability
- ⇒ Unbounded MC
  - > Can a given property fail over time?
- ⇒ Bounded MC
  - Can a given property fail in k-steps?
    where k is bounded
- Suitable for falsification, not verification

## Dealing with Very Complex Systems

→ Special techniques are needed when Symbolic methods, the partial order reduction, and bounded MC do not work

#### - Compositional Researing

Jamieson M. Cobleigh, Dimitra Giannakopoulou, Corina S. Pasareanu: Learning Assumptions for Compositional Verification. TACAS 2003: 331-346

#### ➡ Abstraction

Patrick Cousot, Radhia Cousot: Abstract Interpretation: A Unified Lattice Model for Static Analysis of Programs by Construction or Approximation of Fixpoints. POPL 1977: 238-252

#### Symmetry Reduction

Edmund M. Clarke, E. Allen Emerson, Somesh Jha, A. Prasad Sistla: Symmetry Reductions inModel Checking. CAV 1998: 147-158

#### Induction and Parameterized Verification

> E. Allen Emerson, Kedar S. Namjoshi: Verification of Parameterized Bus Arbitration Protocol. CAV 1998: 452-463

## Future Challenges

- → Model Checking Software Programs
  - → Why software is so difficult?
    - > large/unbounded base types: int, float, string
    - > User-defined types/classes
    - > Pointer/aliasing + unbounded number of heap allocated cells
    - > Procedure calls/recursion/overloading
    - > Concurrency + unbounded number of threads
    - > etc.
  - Some existing tools
    - > SLAM
      - Developed at Microsoft Research early 2000 for model checking Windows device drivers
      - Uses static analysis to extract a finite model from device drivers code written in C
    - $\succ$  Other tools
      - Bandera (Kansas State), MAGIC (CMU), SATABS (CMU), BLAST (Berkley), F-Soft (NEC)

## Future Challenges

- → Exploiting the Power of SAT, Satisfiability Modulo Theories (SMT)
- → Compositional Model Checking of both Hardware and Software
- → Verification of Embedded Systems (Timed and Hybrid Automata)
- → Model Checking and Theorem Proving (PVS, STEP, SyMP, Maude)
- → Probabilistic and Statistical Model Checking
- → Interpreting Counterexamples
- → Scaling up even more!!

## Some Model Checking Tools

→ SPIN

<u>http://spinroot.com/spin/whatispin.html</u>

→ NuSMV

<u>http://nusmv.fbk.eu/</u>

→ Java Path Finder

<u>http://babelfish.arc.nasa.gov/trac/jpf</u>

→ UPPAAL

<u>http://www.uppaal.org/</u>

 $\rightarrow$  PRISM

<u>http://www.prismmodelchecker.org/</u>

→ Contact me for more info!

## Acknowledgments

→ These slides are based on the lecture notes from

- → Ed Clarke @ CMU, http://www.cs.cmu.edu/~emc/
- Orna Grumberg @ Technion, http://www.cs.technion.ac.il/ ~orna/
- Marsha Chechik @ UofT, <u>http://www.cs.toronto.edu/</u> <u>~chechik/</u>



- → Model Checking, Edmund M. Clarke, Orna Grumberg and Doron A. Peled, MIT Press, 1999
- → Logic in Computer Science: Modelling and Reasoning About Systems, Michael Huth and Mark Ryan, Cambridge University Press, 2004
- → Symbolic Model Checking, Kenneth L. McMillan, Kluwer, 1993
- → Clarke, E. M.; Emerson, E. A.; Sistla, A. P. (1986), "Automatic verification of finitestate concurrent systems using temporal logic specifications", ACM Transactions on Programming Languages and Systems 8: 244
- → Queille, J. P.; Sifakis, J. (1982), "Specification and verification of concurrent systems in CESAR", International Symposium on Programming
- → The Spin Model Checker: Primer and Reference Manual, Gerard J. Holzmann, Addison-Wesley
- → Patrice Godefroid, Pierre Wolper: Using Partial Orders for the Efficient Verification of Deadlock Freedom and Safety Properties. CAV 1991: 332-342
- → Edmund M. Clarke, Armin Biere, Richard Raimi, Yunshan Zhu: Bounded Model Checking Using Satisfiability Solving. Formal Methods in System Design 19(1): 7-34 (2001)
- → Thomas Ball, Sriram K. Rajamani: The SLAM project: debugging system software via static analysis. POPL 2002: 1-3

### Thank You!

### Questions?

Monday, March 21, 2011