







- Morten Pedersen (TA) email: mortp @ ifi
- Carsten Griwodz email: griff @ ifi
- Pål Halvorsen email: paalh @ ifi

## About INF5062: Topic & Scope

- Content: The course gives ...
  - ... an overview of asymmetric multi-core processors in general and network processor cards in particular (architectures and use)
  - ... an introduction of how to program the Intel IXP 2400 network processors
  - ... some ideas of how to use/program asymmetric multicore processors (guest lectures and paper presentations)



About INF5062: Exam	Available Resources
<ul> <li>Prerequisite – mandatory assignments:</li> <li>lab assignment 1: protocol statistics</li> <li>presentation of a relevant paper</li> </ul>	✓ Resources will be placed at
<ul> <li>Graded assignments (counting 33% each):</li> <li>lab assignment 3: transparent load balancer</li> <li>deliver code</li> <li>short demo/explanation of code</li> <li>lab assignment 4: HTTP protocol translator</li> <li>deliver code and a short report</li> <li>present and demonstrate</li> </ul>	<ul> <li>http://www.ifi.uio.no/~{paalh   griff}/INF5062</li> <li>Login: inf5062</li> <li>Password: ixp</li> <li>Manuals, papers, code example,</li> </ul>
<ul> <li>Final oral exam (counting 33%): early December 2006</li> <li>excerpts IXP documentation</li> <li>lecture slides</li> <li>presented papers</li> <li>content of lab assignments</li> </ul>	
INF5062 – programming asymmetric multi-core processors 2006 Carsten Griwodz & Pål Halvorsen	INF5062 – programming asymmetric multi-core processors 2006. Carsten Griwodz & Pål Halvorser

Background and Motivation 1: Graphics Processing Units



## General Purpose Computing on GPU The high arithmetic precision extreme parallel nature optimized, special-purpose instructions available resources ... of the GPU allows for general, non-graphics related operations to be performed on the GPU BUT: how should it be programmed and which tasks should go where?















Intel kept the co-processor up to i486, where the i487 actually was a full 486DX knocking the 486SX to sleep.





























































Memory Type	Maximum Size	On Chip?	Typical Use
<b>GP Registers</b>	128 regs.	ves	Intermediate computation
nst. Cache	16 Kbytes	yes	Recently used instructions
Data Cache	8 Kbytes	yes	Recently used data
Mini Cache	512 bytes	yes	Data that is reused once
Nrite buffer	unspecified	yes	Write operation buffer
Scratchpad	4 Kbytes	yes	IPC and synchronization
nst. Store	64 Kbytes	yes	Microengine instructions
FlashROM	8 Mbytes	no	Bootstrap
SRAM	8 Mbytes	no	Tables or packet headers
DRAM	256 Mbytes	no	Packet storage











## The End: Summary

Asymmetric multi-core processors are already

## Challenge: programming

- > should know the capabilities of the system
- > identify which parts of a program that should run where
- > different methods to program the different components
- We will use Intel IXP2400 as an example which offers...
  - > ...embedded processor plus parallel packet processors
  - …connections to external memories and buses

Next time: how to start programming these monsters