INF5490 RF MEMS

LN11: RF MEMS capacitors

Spring 2012, Oddvar Søråsen Department of Informatics, UoO

Today's lecture

- Passive components in RF circuits
 - Capacitors, C
 - Inductors, L
- Tunable **RF MEMS capacitors**
 - Vertical tunable capacitors
 - Lateral tunable capacitors
 - Thermal tunable MEMS capacitance
 - Piezoelectric actuator tunable capacitors
 - Tuning by changing of **dielectric** material
- RF MEMS capacitance banks

Passive components in RF circuits

• \rightarrow MEMS capacitors and inductors

- Relevant as replacements for traditional "off-chip" passive components
- Tuneability and programability are desired

• MEMS capacitors

- Discrete, tunable capacitances
 - = varactor ("variable reactor")
- Programable capacitance banks with fixed C's
- MEMS inductors (LN12)
 - Discrete, fixed value inductors
 - Programable inductance banks with fixed L's

Use of tunable capacitors

- VCO = "Voltage controlled oscillator"
 - Value of C determines the frequency
 - C is tuned by voltage
 - VCO has strict requirements on
 - Stability
 - Low phase noise
 - Wide frequency range
- Tunable filters
- Tunable networks for impedance matching
- Phase shifters

MEMS compete with commercial semiconductor technologies

- Discrete Si and GaAs varactors exist
 - $\rightarrow 30 \text{ GHz}$
 - Ex. Q = 30-60 for 0.5-5 GHz (SiGe)
 - MEMS varactors not mature enough to replace GaAs varactors, especially for frequencies below 5 GHz
- MEMS varactors have not developed as fast as MEMS switches
 - But: is the RF MEMS component closest to commercial applications
 - Already, many replacements using MEMS have been demonstrated, DC \rightarrow 100 GHz

Typical characteristics for MEMS varactors


- + Potential for high Q-values
 - High Q-value (>100) over a wide frequency band
 - Ex. Q = 100 400 for mm-frequencies
- + Simple, compared to alternative technologies
- + Capable of sustaining large RF voltages
- + Low cost fabrication
 - On glass, ceramic, high-resistivity Si-substrate
 - Ex. "low-cost" 3 60 GHz tunable networks and filters
- + More reliable
- + Simple and low-cost packaging

Why high Q-values?

- Q-factor characterizes loss due to power dissipation in elements
- Q should be as high as possible to reduce Insertion loss
 - Quality factor fundamentals (definition)


$$Q = 2\pi \frac{\text{max imum ins tan t energy stored in circuit}}{\text{energy dissipated per cycle}}$$

Characterize power loss due to dissipation mechanisms in reactive elements.



Relation between Q-factor and oscillator stability

Q-factor is critical for RF circuit performance!



Equivalent circuit for capacitor

- At high frequency
 → inductance
 - has a characteristic self resonance frequency
 - Inductance should be as low as possible so the self resonance frequency is much higher than the frequency used in normal operation




Figure 11.1. (a) Capacitor models. (b) Calculated reactance and Q of a 1-pF capacitor with $L_s = 0.4$ nH and $R_s = 0.83 \Omega$ ($f_s = 8$ GHz).

Calculations I:

SERIE (series) R C. $Z - R + j(\omega L - \frac{1}{\omega C})$ Selvnesonans: im(z) = 0 $w_0 = \frac{1}{VLC}$ (Self resonance) Under selvresonans $w^{2} \ll 1$ Below self resonance) WL << 1 wC $Q = \frac{|im(z)|}{R_{e}(z)} \approx \frac{1}{wc} = \frac{1}{R}$ ωCR

Calculations II

PARALLELL •------(parallel) $Z = SL + (C//R) = SL + \frac{\frac{1}{s_c} \cdot R}{\frac{1}{s_c} + R} = SL + \frac{1}{s_c} + \frac{$ $z = sL + \frac{1}{sc} + t$ $t = \frac{1}{s_{c} + \frac{1}{R}} - \frac{1}{s_{c}} = \frac{-\frac{1}{R}}{s_{c}^{2} + s_{c}} = \frac{-1}{s_{c}^{2} c_{c}^{2} + s_{c}}$ $t = \frac{1}{\omega^2 C^2 R - j \omega c} \approx \frac{1}{\omega^2 C^2 R}$ L'Dominerende ved lave frekvenser (dominating term at low frequencies) $Z = j(wL - \frac{1}{wc}) + t = j(wL - \frac{1}{wc}) + \frac{1}{\sqrt{2}c^{2}R}$ $\hat{Q} = \frac{|Im(z)|}{R_e(z)} = \frac{1}{\omega c} = \frac{\omega^2 C^2 R}{\omega c} = \frac{\omega^2 C^2 R}{\omega c} = \frac{\omega C R}{\omega c}$

Impedance and Q-factor for a discrete capacitor

Q-factor given for $\omega L << 1/\omega C$

$$Z = R_s + j \left(\omega L_s - \frac{1}{\omega C} \right) \qquad \text{for a series model}$$
$$\simeq \frac{1}{\omega^2 C^2 R_p} + j \left(\omega L_s - \frac{1}{\omega C} \right) \qquad \text{for a parallel model} \qquad (11.2)$$

The capacitor quality factor, Q, is derived to be

$$Q = \frac{|\text{Im}(Z)|}{\text{Re}(Z)} = \frac{1}{\omega CR_s} \quad \text{for a series model}$$
$$= \omega CR_p \quad \text{for a parallel model} \quad (11.3)$$

[Rebeiz]

Challenges for RF MEMS capacitors

- → Obtain required Tuning Ratio (TR)
 - Definition TR: $C_{\text{max}}/C_{\text{min}}$
 - Should be > 2
- ÷ Tuning ratio is generally low
 - TR = 1.2 2.5
 - For semiconductor varactors: TR = 4 6
- ÷ MEMS is sensitive to various noise effects
 - C value can change due to low spring constant, k
 - Low k is desired for 3 5 V applications
 - A low k-value is a challenge due to
 - Acceleration, RF power self actuation, noise effects

Parallel plate capacitor


- Basic equations
 - Q = V C, I = C dV/dt
 - $-C = \epsilon A / g$
- NB! C generally tuned by 3 parameters
 - <mark>g</mark>, gap
 - A, area
 - ε, dielectric constant

Tunable RF MEMS capacitors


- Electrostatic actuation is a dominating mechanism for tuning
 - Low power consumption, simple
- Vertical electrostatic displacement
 - Tuning the gap (non-linear change) in parallel plate capacitor
 - 2-plate capacitance
 - 3-plate capacitance
 - Double air-gap capacitance
 - Other examples
- Horizontal (lateral) displacement
 - Tuning of area (linear change)
- Thermally tunable MEMS capacitance
- **Piezoelectric** actuator tunable capacitance
- Tuning by change of **dielectric** material between plates

Two-plate tunable MEMS capacitance

- Young & Boser, Berkeley
- Gap-tuning
- One plate can move by electrostatic actuation
- Equilibrium between elastic and electrical forces



Calculation of TR for 2-plate capacitance



Theoretical TR = 150%. Limited by the pull-in effect

Young & Bover, Berkeley

- Etching a hole in capacitance plate
 - For decreased squeezed-film damping
 - Positive for "release"-step in the process

 Theoretical tuning range: 50% (limited by pull-in effect)
 Practical tuning range (demonstrated): TR=16%, C_{max}=2.46pF, C_{min}=2.11pF, V_A=5V
 RF performance: Q=62 @ 1GHz





Figure 4.33 Top view of a micromachined variable capacitor. Reproduced from D.J. Young and B.E. Bover, 1996, 'A micromachined variable capacitor for monolithic low-noise VCOs', in *Proceedings of the International Conference on Solid-state sensors and Actuators*, IEEE, Washington, DC: 86–89, by permission of IEEE, © 1996 IEEE


Implementation

- Typical features for a Berkeley implementation →
- Surface
 micromachining
 - 2 metal layers + Al gnd-plane




3-plate tunable MEMS capacitance

- TR can be increased by introducing a 3rd plate
 - A. Dec & K. Suyama: "Micromachined Electro-Mechanically Tunable Capacitors and Their Applications to RF IC's" 1998.
 Columbia University



Calculating TR for 3-plate



TR = 200%, e.g.: can be tuned 100%





Figure 4.35 Top and cross-sectional views of three-plate varactor. Reproduced from A. Dec and K. Suyama, 1998b, 'Micromachined electromechanically tunable capacitors and their applications to RF IC's', *IEEE Transactions on Microwave Theory and Techniques* **46**(12): 2587–2596, by permission of IEEE, © 1998 IEEE

Demonstrated values, Dec & Suyama: Theoretical tuning range: 100%
 Practical tuning range:

TR=87%, C_{min}=3.4pF, C_{max}=6.4pF, V~4V

• RF performance: Q = 15.4 @ 1GHz, 7.1 @ 2GHz



C is between upper plates

Rebeiz: Dec & Suyama

Figure 11.6. Top (a) and cross-sectional (b) view of the three-plate polysilicon MEMS varactor, and measured capacitance versus tuning voltage (c) [2] (Copyright IEEE).

Dec & Suyama, contd.

Process

- Standard 3-layer poly surface micromachining (MUMP's) with HF etching and "supercritical drying"
- Poly often used as parallel plate due to superior mechanical properties instead of AI (in spite of AI having better conductivity)

TABLE I SUMMARY OF SELECTED MUMP'S PROCESS PARAMETERS

Layer	Thickness	Sheet Resistance
Poly0	0.5 μm	30 Ω/sq
Poly1	2.0 µm	10 Ω/sq
Poly2	$1.5 \ \mu m$	20 Ω/sq
Gold	0.5 µm	0.06 Ω/sq

Dec & Suyama, ex.2





Figure 11.5. Top (a) and cross-sectional (b) views of the two-plate polysilicon MEMS varactor, and measured capacitance versus tuning voltage (c) [3] (Copyright IEEE).

Rebeiz

Double air-gap capacitance

- J. Zou et al, 2000, Univ of Illinois
- Why double air-gap?
 - Increase TR
 - Eliminate pull-in effect
 - May deflect down to 1/3 d₂
 before pull-in
 - TR may increase significantly if 1/3 *d₂ > d₁
 - Eg. centre electrode can be fully deflected without pull-in!



Univ of Illinois, contd.




Figure 11.12. Cross-sectional (a) and top (b) view of the University of Illinois widetuning-range varactor [11] (Copyright Wiley).

Univ of Illinois, contd.

Simplified fabrication process

- Cu as sacrificial layer
- Metals: gold & permaloy (Ni-Fe)
- Air-gap: $d_1 = 2 \mu m$, $d_3 = 3 \mu m$




Figure 11.13. Fabrication process of the University of Illinois wide-tuning-range varactor [11] (Copyright Wiley).

Ex. from Univ of Michigan





Figure 11.14. Top view of the University of Michigan wide-tuning-range varactor [12] (Copyright IEEE).

Rebeiz

Ex. from Univ of Michigan, contd.

- Implemented on quartz substrate
- SiO2 sacrificial layer partly etched \rightarrow 2-steps Au membrane
- Q = 120 @ 34 GHz



Univ of Michigan, discrete 2-valued






Figure 11.29. Cross section (a), top view (b), and measured capacitance (c) of the Michigan discrete two-value MEMS varactor [12] (Copyright IEEE).



Different segments with multi-gap. May be tuned to 2 or 3 levels. Hystereses properties


Working principle:




"Zipper" capacitor

- Ex. zipper cantilever capacitor
- Design and fabrication at Columbia University
 - Long, thin beam deflected gradually from one edge
 - Small capacitances added in parallel







Performance:

- TR: 46% with voltage~35V
- Q=6.5 @1.5GHz
- a CMOS VCO with this capacitor exhibited TR of 4.8% with center frequency of 1.5GHz and phase noise of –131dBc/Hz @ 600kHZ offset

Ex. from MIT




Figure 11.9. Top (a) and cross-sectional (b,c) view of the MIT zipper varactor [8].

Rebeiz

Univ of Colorado, Boulder

- Digitally controlled individual capacitances
- Has individual plates that may be actuated sequentially





Figure 4.38 Schematic diagram of the capacitor plate arrangement. Reproduced from N, Hoivik, M.A. Michalicek, Y.C. Lee, K.C. Gupta and V.M. Bright, 2001, 'Digitally controllable variable high-*Q* MEMS capacitor for RF applications', in *Proceedings of IEEE MTT-S Symposium, May 2001, Volume 3*, IEEE, Washington, DC: 2115–2118, by permission of IEEE, © 2001 IEEE

Univ of Colorado, Boulder



Each "plate" coupled with different width of beam, eg. different spring constant (= softness) for each part

Standard MUMP's process (poly-Si and gold), alumina-substrate

Electrostatic actuation V= 30 V TR = 4 : 1 Q = 140 @ 750 MHz


(b)


Figure 11.30. Cross section (a) and top view (b) of the Colorado RF MEMS varactor. The variable capacitors are the dark rectangles on both sides of the center conductor [23] (Copyright IEEE).


Elevated platform capacitance


- L. Fan et al, 1998
 - One of the electrodes may be elevated to several hundred micrometers above the substrate
 - 250 µm elevation, TR 2400%
 - ÷ Fine tuning difficult
- Uses actuators pushing the structure together
 - "Scratch drive actuator"
 - Must implement hinges











Self actuation

- Design parallel plate capacitances to handle RF power
 - AC applied over the RF MEMS capacitance
 - RF frequency does not modulate C-value
 - BUT, RMS-value of RF-signal will influence C and could induce pull-in by self actuation
- Capacitances for gap-tuning has limited RF power handling capability due to small electrode gap
 - Decrease distance \rightarrow RF breakdown can occur

Lateral tunable capacitors

• Horizontal displacement

- C can be tuned by changing the area, C = ϵ A / g
- + No theoretical limit for TR
- + Pull-in effect avoided
- ÷ Photolithography determines precision of dimensions
- ÷ More complicated suspension structures?
 - Make sure that the movable structure is suspended!
- Comb structure is common

Comb-like (inter-digital) tunable MEMS capacitors

Design and fabrication

(Rockwell Science Center):

- Comb-like structure using single mask process
- Deep anisotropic silicon etching technique in ICP (inductively coupled plasma) reactor
- Very flexible design: large range of C and TR

Figures of merit:


FSRM

Deflection:

- TR= 200% C_{max}=3.2pF, C_{min}=6.44pF, V=5V
- Recent results show: Q > 40-160 @ 400-1600MHz

J.J. Yao, S. Park and J. DeNatale, Solid-State Sensor and Actuator Workshop, Hilton Head Island, SC, 1998, pp. 124-127.






Simple comb structure

- Ex. from Rockwell Science Center →
 - Inter-digital tunable MEMS capacitance
 - One set of combs is stationary, the other set can be moved
 - Gap is not changing
 - Length of comb and finger length limit tuning range
 - Can be tuned by an electrostatic micro motor or by applying different actuation voltages

Rockwell Science Center, forts.

Ex. of tuning






Figure 4.46 Series of images showing a MEMS tunable capacitor with a tuning voltage of 0 to 5-V. Reproduced from J.J. Yao, S. Park and J. DeNatale, 1998, 'High tuning ratio MEMS based tunable capacitors for RF communications applications' in *Proceedings of solid-state sensors and Actuators Workshop*, IEEE, Washington, DC: 124–127, by permission of IEEE, © 1998 IEEE

Varadan

HS = tuning

Rockwell Science Center, contd.




Figure 11.19. Details of the fabrication process of the Rockwell Science Center interdigital capacitor on a glass substrate (see text). Notice that a single mask layer is used [17, 18] (Copyright IEEE).

Rebeiz

Rockwell Science Center, contd.




Figure 11.21. Measured capacitance versus voltage of Device '33' (a) and of two different interdigital Rockwell Scientific MEMS varactors (b). Notice that the capacitance can be designed to increase or decrease with the drive voltage (see text) [17, 18] (Copyright IEEE).

Rebeiz

Thermal tunable parallel-plate MEMS capacitance

- Use hot and cold arms
 - A high resistivity arm will be hotter and deform more
 - Differential thermal expansion
- Challenges with this technology
 - Power dissipation
 - Low speed
 - But removes the pull-in limitation!




Figure 11.16. Top view of the University of Colorado thermally actuated MEMS varactor in a CPW circuit [13] (Copyright IEEE).

Univ of Colorado





Figure 11.16. Top view of the University of Colorado thermally actuated MEMS varactor in a CPW circuit [13] (Copyright IEEE).

Z. Feng et al, Univ of Colorado: **Design and Modeling of RF MEMS Tunable Capacitors Using Electro-thermal Actuators** 48


Rebeiz



Temperature gradient causes a vertical displacement

Ionescu, EPFL

Electro-thermal tuning




assembly to enhance Q9 Flip-chip assembly of silicon-based MEMS, Reproduced from K.F.

Figure 4.39 Flip-chip assembly of silicon-based MEMS. Reproduced from K.F. Harsh, B. Su, W. Zhang, V.M. Bright and Y.C. Lee, 2000, 'The realization and design considerations of flip-chip integrated MEMS tunable capacitor', *Sensors and Actuators A: Physical* **80**: 108–118, with permission from Elsevier Science, © 2000 Elsevier Science

Varadan

Variable capacitors in CMOS-MEMS






Figure 1. (a) Layout and design parameters for a folded-flexure micromover, (b) Cross section of the micromover beams at two positions, showing the embedded metal offset, (c) Cross section of the micromover beams with vias between metal layers.

CMOS-MEMS:

Lateral displacement due to different stress gradients in metal and Dielectrics

The effect can be changed by rising the temperature \rightarrow

(a) After release:






Figure 5. Sequential steps for lateral latch mechanism.

Different thermal expansion coefficients (TCEs) for AI and dielectrics causes movement upon heating

(Master thesis NANO 09: Bård E. Nordbø)




Figure 2. (a) SEM of a released capacitor in the TSMC 0.35 μ m CMOS process with full-size actuators. (b) half-size actuator layout.




Figure 6. An unengaged comb-finger tunable capacitor.




Figure 7. Capacitor latching. (a) A disengaged comb finger latch state, (b) A different latch state, where the comb truss beams contact mechanically.

Carnegie Mellon University

Vertical curling upon post-CMOS release




Figure 1. The resonator at different driving states. (a) Initial state. (b) Bias voltage state. (c) Critical bias voltage state.




Figure 4. Fabricated resonator device.




Figure 3. Cross-section of the movable and fixed comb.

The effect can be used for making variable C! (Master thesis NANO 09)

National Chung Hsing Univ, Taiwan, Dai et a

Master thesis NANO 09: Kristian G. Kjelgård

Piezoelectric tuning

A bias voltage causes the capacitor plate to move vertically

- + Low drive-voltage
- + Linear tuning of capacitance




Figure 11.17. Top view and fabrication process of the LG-Electronics piezoelectric varactor [15] (Copyright IEEE).

Two of the beam lengths increase




Figure 11.18. Measured capacitance ratio of the LG-Electronics piezoelectric varactor [15] (Copyright IEEE).

Rebeiz

Dielectric tunable capacitances

- Change the material properties between plates
 - DC bias voltage can change electrical properties
 - Dielectric layer
 - Dielectric constant, ε
 - Ferro-electric thin-films, Var fig. 4.48 →





Figure 4.48 Schematic diagram and dimensions of the interdigital capacitor. Reproduced from S.W. Kirchoefer, J.M. Pond, A.C. Carter, W. Change, K.K. Agarwal, J.S. Horwitz and D.B. Chrisey, 1998, 'Microwave properties of $Sr_{0.5}Ba_{0.5}TiO_3$ thin film interdigitated capacitors', *Microwave and Optical Technology Letters* 18(3): 168–171, by permission of IEEE, © 1998 IEEE

University of Michigan



Movable dielectric membrane between fixed plates, - **masking** the effective area

Principle: both top and bottom are rigid

Tuning by a **movable** dielectric membrane (high- $k = \epsilon$) that is electrostatically actuated




Figure 11.23. The UoM interdigital capacitor with a movable dielectric layer (a,b), and SEM picture of the fabricated device (c) [19] (Copyright IEEE).

Rebeiz

Univ of Micigan, contd.

- Performance parameters
 - IC compatible technology (<200 ° C), post CMOS
 - Electroplated metal + surface micromachining
 - Movable dielectric Nitride membrane
 - No pull-in effect
 - Low actuation voltage < 10 V with k = 0.187 N/m
 - TR = 40%
 - Q = 218 @ 1 GHz for C = 1.14 pF design (maybe the highest Q published!)

Univ of Micigan, contd.





Figure 11.24. Fabrication process of the UoM interdigital capacitor [19] (Copyright IEEE).

RF MEMS capacitance banks

- Use of programmable capacitance banks
 - Use an "array" of fixed capacitances
 - Connect to the desired C-value
 - MEMS switches used for connecting
 - Can be programmed using a digital signal
 - Both series and shunt configurations are possible



Ionescu, EPFL

Eliminate influence of thermal stress

• One example

- H. Nieminen et al: "Design of a Temperature-Stable RF MEMS Capacitor, J MMSyst, vol 13, no 5, 2004:
- Design capacitance into a frame-structure \rightarrow
- Use frame to compensate the thermal induced stress
- Anchor the capacitance in such a way that when the frame is **deformed**, minimal stress is induced on the capacitance itself
 - Ex. corners displace very little
 - Anchor the capacitance at the corners!




Fig. 2. The steps to create geometrical compensation of a suspended structure against external stress for arbitrary geometry are as follows. (a) Create frame geometry. Designate anchoring points. The force (F_{anchor}) that simulates the effect of external stress is exerted on these anchoring points. The force is directed to the geometrical center of the frame. (b) The frame bends due to the force. However, if the anchoring points and the geometry of the frame are selected properly, there are points in the frame that do not move or move very slightly. These are points where the frame is connected to the suspended structure.




Fig. 3. FEM analysis of the temperature-compensated capacitor. Simulation is done with ANSYS. The temperature change is -50 °C. The substrate is silicon. The suspended electrode, the frame and the anchors are 4- μ m-thick gold. The scale at the bottom of the figure shows stress. Displacements in the figure are exaggerated.